A 127 fps in full HD accelerator based on optimized AKAZE with efficiency and effectiveness for image feature extraction

Visual feature extraction is a fundamental technique in vision-based application. This paper proposes an effective and efficient VLSI architecture based on optimized accelerated KAZE (AKAZE) for real-time feature extraction. AKAZE is a new feature detection algorithm with strong robustness for object recognition. To extract feature more robustly and reduce hardware resource, a two-dimensional pipeline array named Loop-Snake Architecture is presented. It takes advantage of computational similarity in different octaves and provides flexibility in precision-speed tradeoff on the fly. Furthermore, Polar Local Difference Binary descriptor and the corresponding structure are proposed to greatly reduce the memory bandwidth requirement and improve the speed. The experimental results indicate the optimized algorithm keeps the same accuracy compared with the original algorithm. The whole hardware system achieves 127fps in 1080p resolution at 200 MHz frequency. The throughput is twice faster than the state-of-the-art solutions.

[1]  Yung-Chang Chen,et al.  High-Performance SIFT Hardware Accelerator for Real-Time Image Feature Extraction , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[2]  Zhiguo Cao,et al.  An Embedded System-on-Chip Architecture for Real-time Visual Detection and Matching , 2014, IEEE Transactions on Circuits and Systems for Video Technology.

[3]  Gary R. Bradski,et al.  ORB: An efficient alternative to SIFT or SURF , 2011, 2011 International Conference on Computer Vision.

[4]  Chenchen Deng,et al.  SURFEX: A 57fps 1080P resolution 220mW silicon implementation for simplified speeded-up robust feature with 65nm process , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[5]  David G. Lowe,et al.  Distinctive Image Features from Scale-Invariant Keypoints , 2004, International Journal of Computer Vision.

[6]  Roland Siegwart,et al.  BRISK: Binary Robust invariant scalable keypoints , 2011, 2011 International Conference on Computer Vision.

[7]  Dimitris N. Metaxas,et al.  Saliency-based rotation invariant descriptor for wrist detection in whole body CT images , 2014, 2014 IEEE 11th International Symposium on Biomedical Imaging (ISBI).

[8]  Harm J. W. Belt Word length reduction for the integral image , 2008, 2008 15th IEEE International Conference on Image Processing.

[9]  Adrien Bartoli,et al.  Fast Explicit Diffusion for Accelerated Features in Nonlinear Scale Spaces , 2013, BMVC.

[10]  Liang-Gee Chen,et al.  A 52 mW Full HD 160-Degree Object Viewpoint Recognition SoC With Visual Vocabulary Processor for Wearable Vision Applications , 2012, IEEE Journal of Solid-State Circuits.

[11]  Cordelia Schmid,et al.  A performance evaluation of local descriptors , 2005, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[12]  David Blaauw,et al.  An Energy Efficient Full-Frame Feature Extraction Accelerator With Shift-Latch FIFO in 28 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[13]  Vincent Lepetit,et al.  DAISY: An Efficient Dense Descriptor Applied to Wide-Baseline Stereo , 2010, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[14]  David Gerónimo Gómez,et al.  Survey of Pedestrian Detection for Advanced Driver Assistance Systems , 2010, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[15]  Hongjian You,et al.  BFSIFT: A Novel Method to Find Feature Matches for SAR Image Registration , 2012, IEEE Geoscience and Remote Sensing Letters.

[16]  Christopher Hunt,et al.  Notes on the OpenSURF Library , 2009 .

[17]  Tian-Sheuan Chang,et al.  Fast SIFT Design for Real-Time Visual Feature Extraction , 2013, IEEE Transactions on Image Processing.

[18]  Guangjun Zhang,et al.  SIFT Hardware Implementation for Real-Time Image Feature Extraction , 2014, IEEE Transactions on Circuits and Systems for Video Technology.

[19]  Adrien Bartoli,et al.  KAZE Features , 2012, ECCV.