论文信息 - Analysis of Trapped Charges in Dopant-Segregated Schottky Barrier-Embedded FinFET SONOS Devices

Analysis of Trapped Charges in Dopant-Segregated Schottky Barrier-Embedded FinFET SONOS Devices

The aim of this letter is to analyze the spatial distribution of trapped charges in the type of dopant-segregated Schottky barrier (DSSB)-embedded FinFET SONOS devices used in NAND-type flash memory. Due to localized programming by carrier injection with extra kinetic energy, the spatial distribution of electrons trapped in an O/N/O layer of a DSSB SONOS device after a short time of programming differs from that in an O/N/O layer of a conventional SONOS device, which results in the degradation of subthreshold slope (SS). Note that the degraded SS recovers as the program time increases. The measured and simulated data confirm that the high speed of the programming is due largely to the localized trapped charges injected from DSSB source/drain junctions.

Jin-Woo Han | Sung-Jin Choi | Yang-Kyu Choi | Moongyu Jang

[1] Jin-Woo Han,et al. High speed Flash Memory and 1T-DRAM on dopant segregated Schottky barrier (DSSB) FinFET SONOS device for multi-functional SoC applications , 2008, 2008 IEEE International Electron Devices Meeting.

[2] K. Uchida,et al. Comprehensive Study on Injection Velocity Enhancement in Dopant-Segregated Schottky MOSFETs , 2006, 2006 International Electron Devices Meeting.

[3] J. Koga,et al. Solution for high-performance Schottky-source/drain MOSFETs: Schottky barrier height engineering with dopant segregation technique , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[4] B. Eitan,et al. Impact of programming charge distribution on threshold voltage and subthreshold slope of NROM memory cells , 2002 .

[5] B. Eitan,et al. Characterization of channel hot electron injection by the subthreshold slope of NROM/sup TM/ device , 2001, IEEE Electron Device Letters.

[6] Sungho Kim,et al. Enhancement of Program Speed in Dopant-Segregated Schottky-Barrier (DSSB) FinFET SONOS for NAND-Type Flash Memory , 2009, IEEE Electron Device Letters.

[7] Seung Beom Kim,et al. SONOS-Type FinFET Device Using P+ Poly-Si Gate and High-k Blocking Dielectric Integrated on Cell Array and GSL/SSL for Multi-Gigabit NAND Flash Memory , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..