An integrated power, area, and timing modeling framework for the design of multithreaded and multi/manycore architectures