Evaluation of final test process in 64-Mbit DRAM manufacturing system through simulation analysis

We have evaluated the final test process in a 64-Mbit DRAM manufacturing system through an event-driven simulation analysis concerning the number of chips simultaneously tested by a memory test system. Four test flows for DRAMS and SDRAMs are considered. The overall number of planned production chips during a month is 3 million. The number of chips simultaneously tested is 32, 64, 128, and 256. Simulations for six months were carried out as a function of number of memory test systems by using parameter values extracted from a real final test facility in Japan. From the overall assessments as to the average TAT and the cost per chip, the final test facility should have 14 memory test systems for this production plan where 128 chips are simultaneously tested.

[1]  Koji Nakamae,et al.  TAT- and cost-reduction strategies in LSI manufacturing test process , 1999, 10th Annual IEEE/SEMI. Advanced Semiconductor Manufacturing Conference and Workshop. ASMC 99 Proceedings (Cat. No.99CH36295).

[2]  Koji Nakamae,et al.  Effect of 300 mm wafer and small lot size on final test process efficiency and cost of LSI manufacturing system , 1998, IEEE/SEMI 1998 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop (Cat. No.98CH36168).

[3]  Koji Nakamae,et al.  Effect of express lots on production dispatching rule scheduling and cost in final test process of LSI manufacturing system , 1997, 1997 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat. No.97CH36023).

[4]  Koji Nakamae,et al.  Effects of operator grouping on the VLSI final test facility layout scale , 2000, 2000 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop. ASMC 2000 (Cat. No.00CH37072).

[5]  Koji Nakamae,et al.  Effects of multi-product, small-sized production of LSIs packaged in various packages on the final test process efficiency and cost , 1996, Proceedings International Test Conference 1996. Test and Design Validity.