A novel power estimation framework for SRAM-based FPGAs

Field Programmable Gate Arrays (FPGAs) is becoming one of the most widely used electronics devices. Because of its unique architecture, power estimation is a complicated task for FPGAs. This paper presents a novel power estimation framework for SRAM-based FPGAs. Considering both dynamic power and static power, a gate-level power model for configuration logic blocks (CLBs) and a transistor-level power model for interconnect resources is developed for power estimation of SRAM-based FPGAs. To achieve the accuracy and efficiency, we use the transition density method includes glitches filtering in our proposed power estimation framework. 20 MCNC benchmark circuits have been applied to our proposed power estimation framework, and the detailed power dissipation distribution obtained from the experimental results is presented. The proposed framework is also quite flexible, which is capable of estimating power for a wide variety of SRAM-based FPGA architectures.

[1]  Paul S. Zuchowski,et al.  A hybrid ASIC and FPGA architecture , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[2]  Farid N. Najm,et al.  Transition density: a new measure of activity in digital circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Jan M. Rabaey,et al.  Low-energy embedded FPGA structures , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[4]  George Varghese,et al.  The design of a low energy FPGA , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[5]  Jan M. Rabaey,et al.  Reconfigurable platform design for wireless protocol processors , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[6]  Li Shang,et al.  High-level power modeling of CPLDs and FPGAs , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[7]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[8]  Jason Cong,et al.  FPGA Design Automation: A Survey , 2006, Found. Trends Electron. Des. Autom..

[9]  Farid N. Najm.  Low-pass filter for computing the transition density in digital circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Wolfgang Rosenstiel,et al.  Power estimation approach for SRAM-based FPGAs , 2000, FPGA '00.

[11]  Farid N. Najm.  Improved estimation of the switching activity for reliability prediction in VLSI circuits , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.