Hotspot Based Yield Prediction with Consideration of Correlations

Design for manufacturability and yield has becomes a major issue for advanced VLSI technology nodes. The demand for a yield prediction capability has been growing significantly. Unfortunately, systematic yield prediction and analysis is still behind in both research and availability of commercial tools. A major reason for that is the high dependency of such research on hard to come by data from fabs. Thus a new approach that limits this dependency is needed. In this paper, we propose a novel and practical approach that enables systematic yield prediction with limited fab information and data. This approach is based on the information of hotspot definitions and their yield scores. The required inputs are more practical and realistic and less confidential. The dependency on the fab data is minimal. In this approach, we propose an algorithm that properly incorporates spatial correlations between yield variables when computing full chip total yield. The predicted total yield score is accurate and robust. We further demonstrate the high level of accuracy by both theory and simulation.

[1]  Yervant Zorian,et al.  Guest Editors' Introduction: Design for Yield and Reliability , 2004, IEEE Des. Test Comput..

[2]  Wojciech Maly,et al.  New yield models for DSM manufacturing , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[3]  Costas J. Spanos,et al.  Modeling within-die spatial correlation effects for process-design co-optimization , 2005, Sixth international symposium on quality electronic design (isqed'05).

[4]  Qing Su,et al.  An IC manufacturing yield model considering intra-die variations , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[5]  Erkki Oja,et al.  Independent component analysis: algorithms and applications , 2000, Neural Networks.

[6]  Sachin S. Sapatnekar,et al.  Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal , 2003, ICCAD 2003.

[7]  J. Montgomery,et al.  Analysis and modeling of systematic and defect related yield issues during early development of a new technology , 1998, IEEE/SEMI 1998 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop (Cat. No.98CH36168).

[8]  D. Dance,et al.  Yield enhancement challenges for 90 nm and beyond , 2003, Advanced Semiconductor Manufacturing Conference and Workshop, 2003 IEEEI/SEMI.

[9]  G. O'Donoghue,et al.  Spatial yield modeling for semiconductor wafers , 1995, Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop.

[10]  J. A. Cunningham The use and evaluation of yield models in integrated circuit manufacturing , 1990 .