Reconfigurable Radix-2k×3 Feedforward FFT Architectures

Due to the increasing demand for high-throughput and low-cost mobile devices, design of high-parallel reconfigurable FFT processors has become more and more important. However, FFT lengths varied, designing a multi-length FFT processor with the requirement meet has become unprecedentedly challenging, especially as the FFT lengths includes non-power-of-two. In this paper, reconfigurable mixed-radix 2k×3-point feedforward FFT architectures are proposed. It can be realized as any power-of-two parallelism to achieve the sweet spot, with performs high enough to meet the requirement and still promise a reasonable cost. A proposed feedforward radix-3 FFT is applied in the architecture, empowering the FFT processor to achieve high parallelisms. An 8-parallel 128-2048/1536-point FFT processor for the 4G LTE system is implemented with TSMC 90nm technology. Compared to the existing designs, this work offers a high-throughput and high area-efficiency solution for mixed-radix FFT operation.

[1]  Chao-Ming,et al.  Energy-efficient 128∼2048/1536-point FFT processor with resource block mapping for 3GPP-LTE system , 2010 .

[2]  Dejan Markovic,et al.  Power and Area Minimization of Reconfigurable FFT Processors: A 3GPP-LTE Example , 2012, IEEE Journal of Solid-State Circuits.

[3]  Jesús Grajal,et al.  Pipelined Radix-$2^{k}$ Feedforward FFT Architectures , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Sau-Gee Chen,et al.  Feedforward FFT Hardware Architectures Based on Rotator Allocation , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Xin-Yu Shih,et al.  VLSI Design and Implementation of Reconfigurable 46-Mode Combined-Radix-Based FFT Hardware Architecture for 3GPP-LTE Applications , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .

[7]  Xin-Yu Shih,et al.  48-Mode Reconfigurable Design of SDF FFT Hardware Architecture Using Radix-32 and Radix-23 Design Approaches , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Chu Yu,et al.  Area-Efficient 128- to 2048/1536-Point Pipeline FFT Processor for LTE and Mobile WiMAX Systems , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Manish S Patil,et al.  An area efficient and low power implementation of 2048 point FFT/IFFT processor for mobile WiMAX , 2010, 2010 International Conference on Signal Processing and Communications (SPCOM).

[10]  Xin-Yu Shih,et al.  Design and Implementation of Flexible and Reconfigurable SDF-Based FFT Chip Architecture With Changeable-Radix Processing Elements , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Oscar Gustafsson,et al.  The Serial Commutator FFT , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  An-Yeu Wu,et al.  Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Keshab K. Parhi,et al.  A Serial Commutator Fast Fourier Architecture for Real-Valued Signals , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Shang-Ho Tsai,et al.  MDC FFT/IFFT Processor With Variable Length for MIMO-OFDM Systems , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Bin Wu,et al.  A Memory-Based FFT Processor Design With Generalized Efficient Conflict-Free Address Schemes , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.