A SURVEY OF RESEARCH AND PRACTICES IN MULTIPROCESSOR SYSTEM ON CHIP DESIGN SPACE EXPLORATION

This survey presents a perspective on the existing research and practices initiated for the Design Space Exploration (DSE) in Multiprocessor System on Chip (MPSoC) technology. Reduction in size as well as adding more functionality within a single chip by incorporating multiple processors remains the key in the development of the modern MPSoC. This rapid development has been made possible because of the techniques used for scaling down the size of the chip in the field of integrated circuits. MPSoC has been considered as the best candidate for applications such as networking, telecommunication, multimedia, etc. which require high computational demand, high performance, flexibility, high energy efficiency, and low cost design. The designers have the onerous task of building MPSoCs for such applications because they have huge design options in terms of Processing Elements (PEs), micro-architectural features, interconnects, etc. to be considered with specific constraints. Exhaustive search is prohibitive because of the sheer design space size as well as the time to market considerations. Coverage of design space during the exploration process, and evaluating a single design point for finding the optimal design are the two issues that should be considered in any DSE process. This paper provides a comprehensive survey on the existing DSE techniques at the system and micro-architectural levels, the evaluation methodologies and the tools/frameworks with their comparison with respect to the design parameters considered.

[1]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[2]  Matthias Gries,et al.  Methods for evaluating and covering the design space during early design development , 2004, Integr..

[3]  Sri Parameswaran,et al.  Architectural Exploration of Heterogeneous Multiprocessor Systems for JPEG , 2007, International Journal of Parallel Programming.

[4]  Kazutoshi Wakabayashi,et al.  Divide and conquer high-level synthesis design space exploration , 2012, TODE.

[5]  Donald E. Thomas,et al.  A layered, codesign virtual machine approach to modeling computer systems , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[6]  Miodrag Potkonjak,et al.  MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[7]  Andy D. Pimentel,et al.  Fast scenario-based design space exploration using feature selection , 2012, ARCS 2012.

[8]  Christoforos E. Kozyrakis,et al.  Understanding sources of inefficiency in general-purpose chips , 2010, ISCA.

[9]  Yen-Kuang Chen,et al.  The ALPBench benchmark suite for complex multimedia applications , 2005, IEEE International. 2005 Proceedings of the IEEE Workload Characterization Symposium, 2005..

[10]  Wolfgang Rosenstiel,et al.  The simulation semantics of SystemC , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[11]  Fernando Gehm Moraes,et al.  A spectrum of MPSoC models for design space exploration and its use , 2012, 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP).

[12]  Luciano Lavagno,et al.  Metropolis: An Integrated Electronic System Design Environment , 2003, Computer.

[13]  Luca P. Carloni,et al.  Supervised design space exploration by compositional approximation of Pareto sets , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[14]  Sun-Yuan Kung,et al.  Trend and Challenge on System-on-a-Chip Designs , 2008, J. Signal Process. Syst..

[15]  Vincenzo Catania,et al.  Performance evaluation of efficient multi-objective evolutionary algorithms for design space exploration of embedded computer systems , 2011, Appl. Soft Comput..

[16]  Iman Avazpour,et al.  Robust ArcheOpterix: Architecture optimization of embedded systems under uncertainty , 2012, 2012 Second International Workshop on Software Engineering for Embedded Systems (SEES).

[17]  Vittorio Zaccaria,et al.  A correlation-based design space exploration methodology for multi-processor systems-on-chip , 2010, Design Automation Conference.

[18]  Gilles Kahn,et al.  The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.

[19]  Sander Stuijk,et al.  An Automated Flow to Map Throughput Constrained Applications to a MPSoC , 2011, PPES.

[20]  Anoop Gupta,et al.  The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.

[21]  Ed F. Deprettere,et al.  A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems , 2001, J. VLSI Signal Process..

[22]  Paolo Meloni,et al.  Exploiting binary translation for fast ASIP design space exploration on FPGAs , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[23]  S. Omid Fatemi,et al.  Design space pruning of MPSoCs using weighted sub-sampling , 2011, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems.

[24]  Kazutoshi Wakabayashi,et al.  Machine learning predictive modelling high-level synthesis design space exploration , 2012, IET Comput. Digit. Tech..

[25]  Lucian Vintan,et al.  An automatic design space exploration framework for multicore architecture optimizations , 2010, 9th RoEduNet IEEE International Conference.

[26]  Luca P. Carloni,et al.  Compositional system-level design exploration with planning of high-level synthesis , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[27]  Sri Parameswaran,et al.  Rapid Design Space Exploration of Application Specific Heterogeneous Pipelined Multiprocessor Systems , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  Pedro P. Carballo,et al.  CASSE: a system-level modeling and design-space exploration tool for multiprocessor systems-on-chip , 2004 .

[29]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[30]  Gerhard Fettweis,et al.  A Mapping Framework Based on Packing for Design Space Exploration of Heterogeneous MPSoCs , 2009, J. Signal Process. Syst..

[32]  Pier Luca Lanzi,et al.  Multiprocessor systems-on-chip synthesis using multi-objective evolutionary computation , 2010, GECCO '10.

[33]  Donatella Sciuto,et al.  Affinity-driven system design exploration for heterogeneous multiprocessor SoC , 2006, IEEE Transactions on Computers.

[34]  Ranga Vemuri,et al.  Hardware software partitioning with integrated hardware design space exploration , 1998, Proceedings Design, Automation and Test in Europe.

[35]  Edna Barros,et al.  A Genetic Programming based approach for efficiently exploring architectural communication design space of MPSoCs , 2010, 2010 VI Southern Programmable Logic Conference (SPL).

[36]  Pierre G. Paulin,et al.  StepNP: A System-Level Exploration Platform for Network Processors , 2002, IEEE Des. Test Comput..

[37]  Lothar Thiele,et al.  A framework for evaluating design tradeoffs in packet processing architectures , 2002, DAC '02.

[38]  Miao Ju,et al.  A Fast Performance Analysis Tool for Multicore, Multithreaded Communication Processors , 2008, 2008 11th IEEE High Assurance Systems Engineering Symposium.

[39]  Jian Fu,et al.  MGSim — A simulation environment for multi-core research and education , 2013, 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS).

[40]  Maurizio Palesi,et al.  Multi-objective design space exploration using genetic algorithms , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).

[41]  Srinivas Devadas,et al.  Heracles: a tool for fast RTL-based design space exploration of multicore processors , 2013, FPGA '13.

[42]  Andy D. Pimentel,et al.  Design space pruning through hybrid analysis in system-level design space exploration , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[43]  Luca Fossati,et al.  Decision-Theoretic Design Space Exploration of Multiprocessor Platforms , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[44]  Luca Fossati,et al.  ReSP: A non-intrusive Transaction-Level Reflective MPSoC Simulation Platform for design space exploration , 2008, 2008 Asia and South Pacific Design Automation Conference.

[45]  Vincenzo Catania,et al.  Efficient design space exploration for application specific systems-on-a-chip , 2007, J. Syst. Archit..

[46]  Lieven Eeckhout,et al.  Chip Multiprocessor Design Space Exploration through Statistical Simulation , 2009, IEEE Transactions on Computers.

[47]  Andy D. Pimentel,et al.  Fitness Prediction Techniques for Scenario-Based Design Space Exploration , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[48]  Wendong Hu,et al.  NetBench: a benchmarking suite for network processors , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[49]  Andy D. Pimentel,et al.  A systematic approach to exploring embedded system architectures at multiple abstraction levels , 2006, IEEE Transactions on Computers.

[50]  Miao Ju,et al.  A Theoretical Framework for Design Space Exploration of Manycore Processors , 2011, 2011 IEEE 19th Annual International Symposium on Modelling, Analysis, and Simulation of Computer and Telecommunication Systems.

[51]  Luca Benini,et al.  MPARM: Exploring the Multi-Processor SoC Design Space with SystemC , 2005, J. VLSI Signal Process..

[52]  Vittorio Zaccaria,et al.  ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[53]  Andy D. Pimentel,et al.  Exploiting domain knowledge in system-level MPSoC design space exploration , 2013, J. Syst. Archit..

[54]  Andy D. Pimentel,et al.  Scenario-based design space exploration of MPSoCs , 2010, 2010 IEEE International Conference on Computer Design.

[55]  Ahmed Amine Jerraya,et al.  Hardware/software IP integration using the ROSES design environment , 2007, TECS.

[56]  Ed F. Deprettere,et al.  Exploring Embedded-Systems Architectures with Artemis , 2001, Computer.

[57]  Robert A. Walker,et al.  Efficient optimal design space characterization methodologies , 2000, TODE.

[58]  Vittorio Zaccaria,et al.  A Variability-Aware Robust Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints , 2012, TECS.

[59]  Alois Knoll,et al.  A framework for reliability-aware design exploration on MPSoC based systems , 2012, Design Automation for Embedded Systems.

[60]  Tianshi Chen,et al.  Effective and efficient microprocessor design space exploration using unlabeled design configurations , 2011, IJCAI.

[61]  Salman Khan,et al.  Using PredictiveModeling for Cross-Program Design Space Exploration in Multicore Systems , 2007, 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007).

[62]  Sri Parameswaran,et al.  Design Methodology for Pipelined Heterogeneous Multiprocessor System , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[63]  Sharad Malik,et al.  Developing Architectural Platforms: A Disciplined Approach , 2002, IEEE Des. Test Comput..

[64]  Rainer Dömer,et al.  System-level modeling and design with the SpecC language , 2000 .

[65]  Nikil D. Dutt,et al.  EXPRESSION: a language for architecture exploration through compiler/simulator retargetability , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[66]  Ahmed Amine Jerraya,et al.  Multiprocessor System-on-Chip (MPSoC) Technology , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[67]  Lieven Eeckhout,et al.  Memory Data Flow Modeling in Statistical Simulation for the Efficient Exploration of Microprocessor Design Spaces , 2008, IEEE Transactions on Computers.

[68]  Ed F. Deprettere,et al.  An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures , 1997, ASAP.

[69]  Jan Madsen,et al.  ARTS: a system-level framework for modeling MPSoC components and analysis of their causality , 2005, 13th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems.

[70]  Viktor K. Prasanna,et al.  Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation , 2002, LCTES/SCOPES '02.

[71]  Pascal Benoit,et al.  Open-Scale: A Scalable, Open-Source NOC-based MPSoC for Design Space Exploration , 2011, 2011 International Conference on Reconfigurable Computing and FPGAs.

[72]  Edward A. Lee,et al.  Overview of the Ptolemy project , 2001 .

[73]  Todd M. Austin,et al.  The SimpleScalar tool set, version 2.0 , 1997, CARN.

[74]  Eric Rotenberg,et al.  Criticality-driven superscalar design space exploration , 2010, 2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT).

[75]  Kevin Skadron,et al.  Rodinia: A benchmark suite for heterogeneous computing , 2009, 2009 IEEE International Symposium on Workload Characterization (IISWC).

[76]  Ludovic Apvrille,et al.  Formal system-level design space exploration , 2010, 2010 10th Annual International Conference on New Technologies of Distributed Systems (NOTERE).

[77]  Mohammed A. S. Khalid,et al.  SC Build: a computer-aided design tool for design space exploration of embedded central processing unit cores for field-programmable gate arrays , 2009, IET Comput. Digit. Tech..

[78]  Soonhoi Ha,et al.  A Systematic Design Space Exploration of MPSoC Based on Synchronous Data Flow Specification , 2010, J. Signal Process. Syst..

[79]  Hamid Noori,et al.  Energy-aware design space exploration of registerfile for extensible processors , 2010, 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[80]  Ed F. Deprettere,et al.  Daedalus: Toward composable multimedia MP-SoC design , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[81]  B. Ramakrishna Rau,et al.  PICO: Automatically Designing Custom Computers , 2002, Computer.