Ultra low consumption UWB pulsed-ILO RF front-end transmitter at 60 GHz in 65-nm CMOS-SOI

A super high order sub-harmonic pulsed-ILO at 60 GHz in 65-nm CMOS-SOI has been fully designed and tested. It occupies 0.16 mm2 active area in 65-nm CMOS-SOI. Input digital locking signal modulates the oscillator at 60 GHz from ON to OFF state using a current source. Thus, the millimeter wave oscillation does not start from the thermal noise but from one of the numerous harmonic components of the pulse generator synthesized in the locking millimeter band. The theoretical 20log(N) increase phase noise has been verified measuring the output millimeter wave signal jitter and phase noise (-92 dBc/Hz at 100 KHz). As a consequence, a stable pulse to pulse phase condition is reached, making this sub-harmonic pulsed-ILO suitable for automobile radar, Giga-bit WLAN, Wireless Sensor Networks (WSN) and localization with an optimized consumption. Its peak power output is 5 dBm under a 1.4 V 16 mA bias. At OFF state, the dc current consumption is negligible. The equivalent sinus peak output power is 4 dBm, leading to a peak efficiency of 14%. As a consequence, the global efficiency of the RF front-end transmitter is less than 4 pJ/pulse.

[1]  Christoph Scheytt,et al.  Asymmetric dual-band UWB / 60 GHz demonstrator , 2008, 2008 IEEE 19th International Symposium on Personal, Indoor and Mobile Radio Communications.

[2]  L. Clavier,et al.  Transposition of a baseband UWB signal at 60 GHz for high data rate indoor WLAN , 2005, IEEE Microwave and Wireless Components Letters.

[3]  R. Adler A Study of Locking Phenomena in Oscillators , 1946, Proceedings of the IRE.

[4]  A. Siligaris,et al.  CPW and discontinuities modeling for circuit design up to 110 GHz in SOI CMOS technology , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[5]  B. V. D. Pol The Nonlinear Theory of Electric Oscillations , 1934 .