A low-power CMOS programmable frequency divider with novel retiming scheme

We propose a novel pulse-swallow programmable frequency divider with a D flip-flop for retiming. The proposed scheme reduces the critical delay path of the modulus control (MC) signal extending the MC timing margin. This enables the high-speed operation of the divider. Moreover, unlike the conventional retiming structure, the MC signal is set and reset by a single signal triggered reset circuitry to eliminate the unwanted division ratio offset and the possible malfunction of set-reset (SR) latch. Simulation results show that the proposed divider designed in 130-nm CMOS technology consumes 53μW at 1-GHz operation frequency from a 0.7-V supply voltage. The proposed divider achieves the lowest power consumption among the previously reported dividers at GHz operations.

[1]  Haigang Yang,et al.  A high-speed low-power pulse-swallow divider with robustness consideration , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[2]  B. Razavi,et al.  A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4-/spl mu/m CMOS technology , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[3]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[4]  William F. Egan,et al.  Frequency synthesis by phase lock , 1981 .

[5]  Jaewook Shin,et al.  A CMOS high-speed pulse swallow frequency divider for ΔΣ fractional-N PLL's , 2010, IEICE Electron. Express.

[6]  Hui Zhang,et al.  High-speed programmable counter design for PLL based on a delay partition technique , 2009, 2009 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT).

[7]  Xiaoxia Wang,et al.  A high speed low power pulse swallow frequency divider for DRM/DAB frequency synthesizer , 2009, 2009 International Conference on Wireless Communications & Signal Processing.

[8]  Kaamran Raahemifar,et al.  An ultra-low power 200 MHz-1 GHz programmable frequency divider with novel clear/preset d-latch , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.