Circuit techniques for multi-bit parallel testing of 64 Mb DRAMs and beyond

Through the use of a high-speed compression circuit that can compress data signals of low amplitude, high-speed 32-b parallel processing tests for 64 MDRAMs have been achieved. Through the use of a low-power dynamic-type differential amplifier, highly compressed 128-b parallel processing tests have been made possible. By including appropriate test circuits based on independent concepts corresponding to the testing of the peripheral circuits and that of the memory cell, the testing function of 64 MDRAMs has become practical. Design features and characteristics of the 64 MDRAM are summarized.<<ETX>>

[1]  Shigeyoshi Watanabe,et al.  A 33ns 64Mb DRAM , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  S. Kayano,et al.  A 45-ns 64-Mb DRAM with a merged match-line test architecture , 1991 .

[3]  R. Rountree,et al.  Circuit Techniques For A Wide Word I/O Path 64 Meg DRAM , 1991, 1991 Symposium on VLSI Circuits.

[4]  Toshiya Uchida,et al.  A 40ns 64Mb DRAM With Current-sensing Data-bus Amplifier , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.