论文信息 - A reusable inner product unit for DSP applications

A reusable inner product unit for DSP applications

In this paper a two's complement parameterized multiplier/inner-product unit cell is presented. It can be used as a library element when a methodology for Design with Reusability (DwR) is applied. The multiplicand and multiplier operands can be of any size. The cell code is written as VHDL suited for the Synopsys high-level synthesis tool.

[1] Belle W. Y. Wei,et al. High-performance VLSI multiplier with a new redundant binary coding , 1991, J. VLSI Signal Process..

[2] Xiaoping Huang,et al. A high-performance CMOS redundant binary multiplication-and-accumulation (MAC) unit , 1994 .

[3] Luigi Ciminiera,et al. Carry-Save Multiplication Schemes without Final Addition , 1996, IEEE Trans. Computers.

[4] John W. Hines,et al. Quick-Turnaround ASIC Design in VHDL , 1996 .