Nanoscale channel engineered double gate MOSFET for mixed signal applications using high‐k dielectric

FinFETs (fin field effect transistors) are used for complementary-symmetry metal–oxide–semiconductor applications beyond the 45-nm node of the SIA roadmap because of their excellent scalability and better immunity to short channel effects. However, FinFETs having channel lengths below 100 nm show considerable leakage current and threshold voltage roll-off. To overcome these effects, a channel engineering technique is introduced. A single halo (SH) FinFET is developed using Sentaurus simulator, and its analog performance is investigated. The device performance is analysed by replacing the gate dielectric silicon dioxide with various high dielectric constant (k) materials, and it is observed that the integration of high-k dielectrics in the devices significantly reduces the short channel effects and leakage current. The suitability of nanoscale SH FinFETs for circuit applications is observed with the help of an inverter circuit, and their gain values are calculated for circuit applications. Copyright © 2012 John Wiley & Sons, Ltd.

[1]  V. Rao,et al.  Impact of High-$k$ Gate Dielectrics on the Device and Circuit Performance of Nanoscale FinFETs , 2007, IEEE Electron Device Letters.

[2]  S. Narendra,et al.  Effective dielectric thickness scaling for high-K gate dielectric MOSFETs , 2002 .

[3]  S. Chakraborty,et al.  Impact of Halo Doping on the Subthreshold Performance of Deep-Submicrometer CMOS Devices and Circuits for Ultralow Power Analog/Mixed-Signal Applications , 2007, IEEE Transactions on Electron Devices.

[4]  P. Chu,et al.  Hafnium-based High-k Gate Dielectrics , 2010 .

[5]  J. Robertson.  High dielectric constant oxides , 2004 .

[6]  Shruthi,et al.  Analysis of dual Gate Mosfets using high k dielectrics , 2011, 2011 3rd International Conference on Electronics Computer Technology.

[7]  J. Myoung,et al.  Material characterization and process modeling issues of high-k dielectrics for FET applications , 2009, 2009 IEEE Nanotechnology Materials and Devices Conference.

[8]  Mamidala Jagadesh Kumar,et al.  Investigation of the novel attributes of a single-halo double gate SOI MOSFET: 2D simulation study , 2004, Microelectron. J..

[9]  Tsu-Jae King,et al.  Molybdenum gate technology for ultrathin-body MOSFETs and FinFETs , 2004, IEEE Transactions on Electron Devices.

[10]  D. Nirmal,et al.  Nanosized High κ Dielectric Material for FINFET , 2010 .

[11]  Denis Flandre,et al.  Analog circuit design using graded-channel silicon-on-insulator nMOSFETs , 2002 .

[12]  Nirmal,et al.  Analysis of Single Halo Double Gate MOSFETs using high-k dielectrics , 2011, 2011 3rd International Conference on Electronics Computer Technology.

[13]  Chandan Kumar Sarkar,et al.  Performance and optimisation of dual material gate short channel BULK MOSFETs for analogue/mixed signal applications , 2009 .

[14]  R. Wallace,et al.  High-κ gate dielectrics: Current status and materials properties considerations , 2001 .

[15]  Chandan Kumar Sarkar,et al.  Investigation of novel attributes of single halo dual-material double gate MOSFETs for analog/RF applications , 2009, Microelectron. Reliab..

[16]  D. Nirmal,et al.  Fin Field Effect Transistors Performance in Analog and RF for High-k Dielectrics , 2011 .

[17]  A. Bouazra,et al.  Current Tunnelling in MOS Devices withAl2O3/SiO2 Gate Dielectric , 2008 .

[18]  C.K. Sarkar,et al.  Influence of Channel and Gate Engineering on the Analog and RF Performance of DG MOSFETs , 2010, IEEE Transactions on Electron Devices.

[19]  Abhinav Kranti,et al.  Laterally asymmetric channel engineering in fully depleted double gate SOI MOSFETs for high performance analog applications , 2004 .