Mismatch Characterization of Small Metal Fringe Capacitors

Even though small metal fringe capacitors are important for the realization of a variety of circuits, including low-energy analog-to-digital converters and digitally controlled oscillators, the present literature is lacking experimental data on their mismatch characteristics. This paper describes a test structure and measurement results pertaining to the characterization of single-layer, lateral-field, 0.45-fF and 1.2-fF unit metal capacitors in a 32-nm SOI CMOS process. The measurement-inferred average standard deviations for these capacitances are 1.2% and 0.8%, respectively, confirming area scaling according to Pelgrom's matching formula.

[1]  C.H. Diaz,et al.  CMOS technology for MS/RF SoC , 2003, 2004 IEEE Workshop on Microelectronics and Electron Devices.

[2]  Choongyeun Cho,et al.  Symmetric Vertical Parallel Plate Capacitors for On-Chip RF Circuits in 65-nm SOI Technology , 2007, IEEE Electron Device Letters.

[3]  Boris Murmann,et al.  Mismatch of lateral field metal-oxide-metal capacitors in 180 nm CMOS process , 2012 .

[4]  Tadahiro Kuroda,et al.  A 0.5 V 1.1 MS/sec 6.3 fJ/Conversion-Step SAR-ADC With Tri-Level Comparator in 40 nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[5]  Robert B. Staszewski,et al.  Digital RF Processing Techniques for Device Mismatch Tolerant Transmitters in Nanometer-Scale CMOS , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[6]  Behzad Razavi,et al.  Frequency-Based Measurement of Mismatches Between Small Capacitors , 2006, IEEE Custom Integrated Circuits Conference 2006.

[7]  C. Kortekaas.  On-chip quasi-static floating-gate capacitance measurement method , 1990, International Conference on Microelectronic Test Structures.

[8]  Ali Hajimiri,et al.  Capacity limits and matching properties of integrated capacitors , 2002, IEEE J. Solid State Circuits.

[9]  Danilo Manstretta,et al.  A 53 GHz DCO for mm-wave WPAN , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[10]  Borivoje Nikolic,et al.  A 2.8GS/s 44.6mW time-interleaved ADC achieving 50.9dB SNDR and 3dB effective resolution bandwidth of 1.5GHz in 65nm CMOS , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[11]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.

[12]  H. P. Tuinhout,et al.  Accurate capacitor matching measurements using floating gate test structures , 1995, Proceedings International Conference on Microelectronic Test Structures.

[13]  Xiaoyan Wang,et al.  A 12fJ/conversion-step 8bit 10MS/s asynchronous SAR ADC for low energy radios , 2010, 2010 Proceedings of ESSCIRC.

[14]  Borivoje Nikolic,et al.  A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[15]  Boris Murmann,et al.  Mismatch characterization of small metal fringe capacitors , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[16]  A.R. Hamade,et al.  A single chip all-MOS 8-bit A/D converter , 1978, IEEE Journal of Solid-State Circuits.

[17]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[18]  Liang-Hung Lu,et al.  3-dimensional vertical parallel plate capacitors in an SOI CMOS technology for integrated RF circuits , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[19]  Boris Murmann,et al.  A Low-Power, 6-bit Time-Interleaved SAR ADC Using OFDM Pilot Tone Calibration , 2007, 2007 IEEE Custom Integrated Circuits Conference.