The Design of a Low-Power Asynchronous DES Coprocessor for Sensor Network Encryption

Sensor network nodes have a very tight power budget and the power efficiency is the biggest design concern in sensor network circuits. A general-purpose processor (e.g. an ARM processor) is not efficient to execute encryption algorithms because it has no special instructions to support encryption operations, for example very often-used permutation operations. In the paper, we propose a low-power ASIC encryption coprocessor for sensor network nodes. A DES algorithm is used because the algorithm does not include power-hungry and complex mathematic operations, such as multiplication, division and addition. An asynchronous logic style is used to design the coprocessor. With an asynchronous controller, a global clock is not necessary when idle, resulting in zero standby dynamic power. Using the DES coprocessor, the power consumed by encryption can be saved by 4 orders of magnitude than a pure software calculation.

[1]  Bernard P. Zajac Applied cryptography: Protocols, algorithms, and source code in C , 1994 .

[2]  Steve Furber,et al.  Principles of Asynchronous Circuit Design: A Systems Perspective , 2010 .

[3]  Xuejia Lai,et al.  On the design and security of block ciphers , 1992 .

[4]  J. Vandewalle,et al.  Security and Performance Optimization of a new DES data encryption chip , 1987, ESSCIRC '87: 13th European Solid-State Circuits Conference.

[5]  Yijun Liu,et al.  Power-Efficient Asynchronous Design , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[6]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .