论文信息 - FPGA based ASIC Emulator with High Speed Optical Serial Links

FPGA based ASIC Emulator with High Speed Optical Serial Links

We propose a multiple FPGA system using high speed optical serial interface built in recent FPGAs and construct ASIC emulator. Although conventional system which uses parallel connection is limited to bandwidth of the number of I/Os, proposed system has no restriction. In this paper, we implement the circuit using Kintex Ultrascale which has optical high speed serial interface and evaluate its performance using five VTR benchmark circuits. As a result, we found that proposed system operated at 21.3MHz. Furthermore, if we use a Virtex Ultrascale+, operating frequency increases up to 29.97MHz.

[1] Arvind,et al. Leveraging latency-insensitivity to ease multiple FPGA design , 2012, FPGA '12.

[2] Wen-Jong Fang,et al. A hierarchical functional structuring and partitioning approach for multiple-FPGA implementations , 1996, Proceedings of International Conference on Computer Aided Design.

[3] Mário P. Véstias,et al. Area and performance optimization of a generic network-on-chip architecture , 2006, SBCCI '06.

[4] Masahiro Iida,et al. A novel three-dimensional FPGA architecture with high-speed serial communication links , 2014, 2014 International Conference on Field-Programmable Technology (FPT).

[5] Kazuaki Murakami,et al. 3D FPGA versus multiple FPGA system: enhanced parallelism in smaller area , 2014 .