The Multiple Wordlength Paradigm
暂无分享,去创建一个
[1] Miodrag Potkonjak,et al. Low-power behavioral synthesis optimization using multiple precision arithmetic , 1999, DAC '99.
[2] Dominique Lavenier,et al. Evaluation of the streams-C C-to-FPGA compiler: an applications perspective , 2001, FPGA '01.
[3] R. Cmar,et al. A methodology and design environment for DSP ASIC fixed point refinement , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).
[4] Wonyong Sung,et al. AUTOSCALER for C: an optimizing floating-point to integer C program converter for fixed-point digital signal processors , 2000 .
[5] H. Meyr,et al. System Level Fixed-point Design Based On An Interpolative Approach , 1997, Proceedings of the 34th Design Automation Conference.
[6] Mark Stephenson,et al. Bidwidth analysis with application to silicon compilation , 2000, PLDI '00.
[7] W. Luk,et al. Truncation noise in fixed-point SFGs , 1999 .
[8] Sun-Young Hwang,et al. Efficient hardware optimisation algorithm for fixed point digital signal processing ASIC design , 1996 .
[9] B. Liu,et al. Effect of finite word length on the accuracy of digital filters--a review , 1971 .
[10] Wayne Luk,et al. Video Image Processing with the Sonic Architecture , 2000, Computer.
[11] Wayne Luk,et al. Multiple precision for resource minimization , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).
[12] Keshab K. Parhi,et al. VLSI digital signal processing systems , 1999 .
[13] Wayne Luk,et al. Heuristic datapath allocation for multiple wordlength systems , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.
[14] Giovanni De Micheli,et al. Synthesis and Optimization of Digital Circuits , 1994 .
[15] A. Oppenheim,et al. Effects of finite register length in digital filtering and the fast Fourier transform , 1972 .
[16] Stephen A. Dyer,et al. Digital signal processing , 2018, 8th International Multitopic Conference, 2004. Proceedings of INMIC 2004..
[17] Seehyun Kim,et al. Fixed-point optimization utility for C and C++ based digital signal processing programs , 1998 .
[18] Csaba Andras Moritz,et al. Parallelizing applications into silicon , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).
[19] P. Perona,et al. Bit-width optimization for configurable DSP's by multi-interval analysis , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).
[20] Wayne Luk,et al. Optimal datapath allocation for multiple-wordlength systems , 2000 .
[21] Scott McMillan,et al. A re-evaluation of the practicality of floating-point operations on FPGAs , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).
[22] Pheng-Ann Heng,et al. Automatic floating to fixed point translation and its application to post-rendering 3D warping , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).
[23] W. Luk,et al. Truncation noise in fixed-point SFGs [digital filters] , 1999 .
[24] Miodrag Potkonjak,et al. DSP Quant: design, validation, and applications of DSP hard real-time benchmark , 1997, 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing.
[25] Leland B. Jackson,et al. On the interaction of roundoff noise and dynamic range in digital filters , 1970, Bell Syst. Tech. J..
[26] Wayne Luk,et al. Roundoff-noise shaping in filter design , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).