Analysis of deep submicron VLSI technological risks: A new qualification process for professional electronics
暂无分享,去创建一个
[1] Gerald Lucovsky,et al. Breakdown and reliability of p-MOS devices with stacked RPECVD oxide/nitride gate dielectric under constant voltage stress , 2004, Microelectron. Reliab..
[2] Jordi Suñé,et al. Power-law voltage acceleration: A key element for ultra-thin gate oxide reliability , 2005, Microelectron. Reliab..
[3] Byoung Hun Lee,et al. Electron trap generation in high-/spl kappa/ gate stacks by constant voltage stress , 2006, IEEE Transactions on Device and Materials Reliability.
[4] F. Terrier,et al. Reservoir effect in SiCN capped copper/SiO2 interconnects , 2008, Microelectron. Reliab..
[5] Akram A. Salman,et al. Reliability challenges of high performance PD SOI CMOS with ultra-thin gate dielectrics , 2004 .
[6] Kris Vanstreels,et al. MTF test system with AC based dynamic joule correction for electromigration tests on interconnects , 2004, Microelectron. Reliab..
[7] Fen Chen,et al. Cu/low-k dielectric TDDB reliability issues for advanced CMOS technologies , 2008, Microelectron. Reliab..
[8] Yu-Lin Shen,et al. Analysis of thermal stresses in copper interconnect/low-k dielectric structures , 2005 .
[9] Y. Nishi,et al. Handbook of Semiconductor Manufacturing Technology , 2007 .