A possible mechanism for reconciling large gate-drain overlap capacitance with a small difference between polysilicon gate length and effective channel length in an advanced technology PFET

A mechanism is proposed for reconciling an observed large gate-drain overlap capacitance with a small difference between polysilicon gate length and effective channel length in an advanced technology PFET. The dopant in the source-drain extension is assumed to segregate to the Si/SiO/sub 2/ interface by a reversible reaction. It then diffuses along the interface into the channel region where the dopant is able to return to the bulk Si. By this means a shallow sliver of p-type dopant is formed which protrudes laterally from the source-drain extension into the channel. Simulations with this model are found to match measured PFET device parameters where other assumptions fail,.

[1]  E. M. Buturla,et al.  Finite-element analysis of semiconductor devices: the FIELDAY program , 1981 .

[2]  T. E. Ham,et al.  Modeling C-V shifts in boron/BF/sub 2/-implanted capacitors , 1996, International Electron Devices Meeting. Technical Digest.

[3]  C. Rafferty,et al.  Effects of oxide interface traps and transient enhanced diffusion on the process modeling of PMOS devices , 1996 .

[4]  E. Nowak,et al.  A high-performance 0.08 /spl mu/m CMOS , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[5]  L. Deferm,et al.  Characterisation of the Overlap Capacitance of Submicron LDD MOSFETs , 1995, ESSDERC '95: Proceedings of the 25th European Solid State Device Research Conference.

[6]  P. Griffin,et al.  Dose loss in phosphorus implants due to transient diffusion and interface segregation , 1995 .

[7]  P. Klein,et al.  Description of the bias dependent overlap capacitance at LDD MOSFETs for circuit applications , 1993, Proceedings of IEEE International Electron Devices Meeting.

[8]  S. Chung,et al.  An accurate 'decoupled C-V' method for characterizing channel and overlap capacitances of miniaturized MOSFET , 1993, 1993 International Symposium on VLSI Technology, Systems, and Applications Proceedings of Technical Papers.

[9]  Y. Taur,et al.  A new 'shift and ratio' method for MOSFET channel-length extraction , 1992, IEEE Electron Device Letters.

[10]  Yuan Taur,et al.  Voltage dependence of the MOSFET gate-to-source/drain overlap , 1990 .

[11]  J. Krusius,et al.  Accurate criterion for MOSFET effective gate length extraction using the capacitance method , 1987, 1987 International Electron Devices Meeting.

[12]  H.C. Lin,et al.  Accuracy of effective channel-length extraction using the capacitance method , 1986, IEEE Electron Device Letters.

[13]  B. Sheu,et al.  A simple method to determine channel widths for conventional and LDD MOSFET's , 1984, IEEE Electron Device Letters.

[14]  B. Sheu,et al.  A capacitance method to determine channel lengths for conventional and LDD MOSFET's , 1984, IEEE Electron Device Letters.