Shaping a VLSI wire to minimize delay using transmission line model
暂无分享,去创建一个
[1] Martin D. F. Wong,et al. Optimal shape function for a bi-directional wire under Elmore delay model , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[2] Jason Cong,et al. Interconnect design for deep submicron ICs , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[3] Andrew B. Kahng,et al. New analyses of distributed RC interconnections , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.
[4] J. Cong,et al. Interconnect design for deep submicron ICs , 1997, ICCAD 1997.
[5] Andrew B. Kahng,et al. Analytical delay models for VLSI interconnects under ramp input , 1996, Proceedings of International Conference on Computer Aided Design.
[6] Charlie Chung-Ping Chen,et al. Optimal wire-sizing formula under the Elmore delay model , 1996, DAC '96.
[7] D. F. Wong,et al. Optimal Wire-sizing Function With Fringing Capacitance Consideration , 1997, Proceedings of the 34th Design Automation Conference.
[8] Martin D. F. Wong,et al. Optimal shape function for a bi-directional wire under Elmore delay model , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[9] Vasant B. Rao,et al. Delay Analysis of the Distributed RC Line , 1995, 32nd Design Automation Conference.
[10] W. C. Elmore. The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .
[11] John P. Fishburn,et al. Shaping a VLSI wire to minimize Elmore delay , 1997, Proceedings European Design and Test Conference. ED & TC 97.
[12] Charlie Chung-Ping Chen,et al. Optimal wire-sizing function with fringing capacitance consideration , 1997, DAC.
[13] Lawrence T. Pileggi,et al. The Elmore Delay as a Bound for RC Trees with Generalized Input Signals , 1995, 32nd Design Automation Conference.
[14] Andrew B. Kahng,et al. Delay Analysis of VLSI Interconnections Using the Diffusion Equation Model , 1994, 31st Design Automation Conference.
[15] Mark Horowitz,et al. Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[16] Andrew B. Kahng,et al. Analytical delay models for VLSI interconnects under ramp input , 1996, ICCAD 1996.
[17] John Philip Fishburn,et al. Shaping a distributed-rc line to minimize elmore delay , 1995 .