A 2.2-GHz Configurable Direct Digital Frequency Synthesizer Based on LUT and Rotation

This paper proposes a configurable direct digital frequency synthesizer (DDFS) based on the lookup-table (LUT)- rotation architecture. To break through the limitation of the single mode, the proposed DDFS is the first attempt which supports four-mode switching on chip. Taking the advantages of small LUT size and pipelined rotation, the DDFS achieves both high-speed and high-resolution properties. The multi-bit rotation tree is helpful to reduce the latency and register usage, which improves the agility and energy efficiency of the DDFS. A partition problem is raised in this paper, and we estimate the optimal solution through both the theory and experiment. Based on the partition, an output can achieve the highest spurious-free dynamic range (SFDR) with as small as possible LUT size. The functionality of the proposed DDFS has been validated in a Xilinx ZedBoard field-programmable gate array. The synthesis and layout results show that the chip achieves maximum 102-dBc SFDR and 2.2-GHz clock frequency. The power consumption and latency cycles reach minimum 6.9 mW/GHz and 7 cycles, which are 20% and 30% reduction compared with the state-of-the-art DDFS.

[1]  Aleksandar Milenkovic,et al.  A Direct Digital Frequency Synthesizer Based on the Quasi-Linear Interpolation Method , 2010, IEEE Trans. Circuits Syst. I Regul. Pap..

[2]  E.K.F. Lee,et al.  Design of low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter , 1999, IEEE J. Solid State Circuits.

[3]  Davide De Caro,et al.  High-performance direct digital frequency synthesizers using piecewise-polynomial approximation , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Jack E. Volder.  The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[5]  R.C. Jaeger,et al.  A novel DDS using nonlinear ROM addressing with improved compression ratio and quantization noise , 2006, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control.

[6]  Zhang Jun-an,et al.  A 2.5-GHz direct digital frequency synthesizer in 0.18 μm CMOS , 2015 .

[7]  Kari Halonen,et al.  A direct digital synthesizer with an on-chip D/A-converter , 1997 .

[8]  Ling Yuan,et al.  A 2GHz direct digital frequency synthesizer based on multi-channel structure , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[9]  Alan N. Willson,et al.  A 1-GHz direct digital frequency synthesizer in an FPGA , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[10]  J. Niittylahti,et al.  Exact analysis of spurious signals in direct digital frequency synthesisers due to phase truncation , 2003 .

[11]  Steve Collins,et al.  Direct Digital-Frequency Synthesis by Analog Interpolation , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Beomsup Kim,et al.  Quadrature direct digital frequency synthesizers using interpolation-based angle rotation , 2004, IEEE Trans. Very Large Scale Integr. Syst..

[13]  V.F. Kroupa,et al.  Spurious signals in direct digital frequency synthesizers due to the phase truncation , 1999, Proceedings of the 1999 Joint Meeting of the European Frequency and Time Forum and the IEEE International Frequency Control Symposium (Cat. No.99CH36313).

[14]  Qiang Zhang,et al.  A high speed direct digital frequency synthesizer based on multi-channel structure , 2015 .

[15]  Dhamin Al-Khalili,et al.  Novel approach to the design of direct digital frequency synthesizers based on linear interpolation , 2003 .

[16]  Foster F. Dai,et al.  An 11-Bit 8.6 GHz Direct Digital Synthesizer MMIC With 10-Bit Segmented Sine-Weighted DAC , 2010, IEEE Journal of Solid-State Circuits.

[17]  Sung-Mo Kang,et al.  A 2 GHz 130 mW Direct-Digital Frequency Synthesizer With a Nonlinear DAC in 55 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[18]  Franco Maloberti,et al.  A direct-digital synthesizer with improved spectral performance , 1991, IEEE Trans. Commun..

[19]  Kavita Khare,et al.  Scale-Free Hyperbolic CORDIC Processor and Its Application to Waveform Generation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Meng-Fan Chang,et al.  A 2-GHz Direct Digital Frequency Synthesizer Based on LUT and Rotation , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[21]  Davide De Caro,et al.  A 630 MHz, 76 mW Direct Digital Frequency Synthesizer Using Enhanced ROM Compression Technique , 2007, IEEE Journal of Solid-State Circuits.

[22]  H. Samueli,et al.  A 150-MHz Direct Digital Frequency Synthesizer In 1.25/spl mu/m CMOS With -90dBc Spurious Performance , 1991 .

[23]  Davide De Caro,et al.  Direct Digital Frequency Synthesizer Using Nonuniform Piecewise-Linear Approximation , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  A. Y. Kwentus,et al.  A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range , 1999, IEEE J. Solid State Circuits.

[25]  H. Samueli,et al.  The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects , 1988, Proceedings of the 42nd Annual Frequency Control Symposium, 1988..

[26]  Jae-Hun Jung,et al.  A 1.3-GHz 350-mW Hybrid Direct Digital Frequency Synthesizer in 90-nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[27]  A.G.M. Strollo,et al.  A 380 MHz Direct Digital Synthesizer/Mixer With Hybrid CORDIC Architecture in 0.25 $\mu{\hbox {m}}$ CMOS , 2007, IEEE Journal of Solid-State Circuits.

[28]  Zhihe Zhou,et al.  A 12-Bit Nonlinear DAC for Direct Digital Frequency Synthesis , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[29]  Venceslav F. Kroupa.  CMOS/SOS Frequency Synthesizer LSI Circuit for Spread Spectrum Communications , 1999 .

[30]  Alan N. Willson,et al.  A direct digital frequency synthesizer with minimized tuning latency of 12ns , 2011, 2011 IEEE International Solid-State Circuits Conference.

[31]  B. Gold,et al.  A digital frequency synthesizer , 1971 .

[32]  Earl E. Swartzlander,et al.  Digit-pipelined direct digital frequency synthesis based on differential CORDIC , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.