Protrusion of electroplated copper filled in through silicon vias during annealing process

Abstract To investigate the protrusion behavior of the copper filled in through silicon via (TSV), four sets of TSV copper samples are prepared by using four level sets of electroplating current density and additive concentration, and then the samples are annealed with three temperature ramp rates, 10 °C/min, 1.2 °C/min and 0.6 °C/min, respectively. Protrusion of the copper in all of the samples after annealing is measured, and the grain size of the copper before and after annealing is examined. A mechanism of grain size evolution is developed to explain the protrusion process during annealing. A finite element (FE) model is also built up and a grain size dependent material model is introduced to explain the effects of electroplating parameter and annealing temperature ramp rate. Experimental and numerical results show that the sample filled by higher electroplating current density and higher additive concentration has smaller copper grain size both before and after annealing, and also has less protrusion. The protrusion strongly depends on the grain size both before and after annealing. The annealing temperature ramp rate has significant impact on the grain size and protrusion after annealing. The temperature ramp rate affects the protrusion by influencing grain size evolution process, and the mechanism is also validated by FE analysis. After all, an optimized annealing temperature profile is proposed to minimize the copper protrusion by restraining the growth of grain during annealing.

[2]  Yu-Lin Shen,et al.  Thermomechanical response and stress analysis of copper interconnects , 2003 .

[3]  Wei-Ping Dow,et al.  Through-Hole Filling by Copper Electroplating Using a Single Organic Additive , 2011 .

[4]  Correlation of stress and texture evolution during self- and thermal annealing of electroplated Cu films , 2003 .

[5]  Suk-kyu Ryu,et al.  Impact of Near-Surface Thermal Stresses on Interfacial Reliability of Through-Silicon Vias for 3-D Interconnects , 2011, IEEE Transactions on Device and Materials Reliability.

[6]  Jong Hyeong Kim,et al.  Reduction of defects in TSV filled with Cu by high-speed 3-step PPR for 3D Si chip stacking , 2011, Microelectron. Reliab..

[7]  E. Arzt,et al.  Textures of thin copper films , 1998 .

[8]  Bart Vandevelde,et al.  Impact of the electrodeposition chemistry used for TSV filling on the microstructural and thermo-mechanical response of Cu , 2011 .

[9]  Praveen Kumar,et al.  Interfacial Effects During Thermal Cycling of Cu-Filled Through-Silicon Vias (TSV) , 2012, Journal of Electronic Materials.

[10]  John H. Lau,et al.  Overview and outlook of through‐silicon via (TSV) and 3D integrations , 2011 .

[11]  W. Dow,et al.  Highly Selective Cu Electrodeposition for Filling Through Silicon Holes , 2011 .

[12]  Kin Leong Pey,et al.  A study of thermo-mechanical stress and its impact on through-silicon vias , 2008 .

[13]  S. Jayakrishnan,et al.  Effect of additive and current density on microstructure and texture characteristics of copper electrodeposits , 2013 .

[14]  Y. Liu,et al.  Fabrication and testing of through-silicon vias used in three-dimensional integration , 2008 .

[15]  Impact of high density TSVs on the assembly of 3D-ICs packaging , 2013 .

[16]  Jianmin Miao,et al.  Void formation over limiting current density and impurity analysis of TSV fabricated by constant-current pulse-reverse modulation , 2013, Microelectron. Reliab..

[17]  Catharina Rudolph,et al.  Bath chemistry and copper overburden as influencing factors of the TSV annealing , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[18]  N. Hansen,et al.  Hall–Petch relation and boundary strengthening , 2004 .

[19]  Ingrid De Wolf,et al.  Processing assessment and adhesion evaluation of copper through-silicon vias (TSVs) for three-dimensional stacked-integrated circuit (3D-SIC) architectures , 2010, Microelectron. Reliab..

[20]  Bart Vandevelde,et al.  Cu pumping in TSVs: Effect of pre-CMP thermal budget , 2011, Microelectron. Reliab..

[21]  Pei Chen,et al.  Experimental and Numerical Investigation of Mechanical Properties of Electroplating Copper Filled in Through Silicon Vias , 2016, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[22]  F. Che,et al.  Effect of Copper TSV Annealing on Via Protrusion for TSV Wafer Fabrication , 2012, Journal of Electronic Materials.

[23]  Xiaowu Zhang,et al.  Study on Cu Protrusion of Through-Silicon Via , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[24]  Cu pumping effect under different annealing conditions , 2013, 2013 14th International Conference on Electronic Packaging Technology.

[25]  Tengfei Jiang,et al.  Through-silicon via stress characteristics and reliability impact on 3D integrated circuits , 2015 .

[26]  Chilhee Chung,et al.  Annealing process and structural considerations in controlling extrusion-type defects Cu TSV , 2012, 2012 IEEE International Interconnect Technology Conference.

[27]  Jae-Won Jang,et al.  Thermally induced deformation measurement of through-silicon via (TSV) structures using an atomic force microscope (AFM) moiré method , 2012, 2012 12th IEEE International Conference on Nanotechnology (IEEE-NANO).