An investigation into the design of high-performance shared buffer architectures based on FPGA technology with embedded memory

The asynchronous nature of packet based communication demands efficient management of buffer resources at network nodes. Shared buffer architectures consequently become one of the dominating constructs of modern routers and switches. This work investigates new and existing shared buffer architectures that are ideal for emerging FPGA technologies with embedded memory.

[1]  Mark J. Karol,et al.  Queueing in high-performance packet switching , 1988, IEEE J. Sel. Areas Commun..

[2]  Shoichi Shimizu,et al.  A One-Chip Scalable 8 * 8 ATM Switch LSI Employing Shared Buffer Architecture , 1991, IEEE J. Sel. Areas Commun..

[3]  Magdy A. Bayoumi,et al.  A scalable shared buffer ATM switch architecture , 1995, Proceedings. Fifth Great Lakes Symposium on VLSI.

[4]  Noboru Endo,et al.  Traffic characteristics evaluation of a shared buffer ATM switch , 1990, [Proceedings] GLOBECOM '90: IEEE Global Telecommunications Conference and Exhibition.

[5]  K. Oshima,et al.  A 622-Mb/s 8*8 ATM switch chip set with shared multibuffer architecture , 1993 .

[6]  D. Boettle,et al.  Switching network architecture for atm based broadband communications , 1990, International Symposium on Switching.

[7]  Hiroshi Kuwahara,et al.  A shared buffer memory switch for an ATM exchange , 1989, IEEE International Conference on Communications, World Prosperity Through Communications,.

[8]  H. Shinohara,et al.  A divided word-line structure in the static RAM and its application to a 64K full CMOS RAM , 1983, IEEE Journal of Solid-State Circuits.

[9]  V. Benes.  Optimal rearrangeable multistage connecting networks , 1964 .

[10]  Michel Servel,et al.  The 'Prelude' ATD experiment: assessments and future prospects , 1988, IEEE J. Sel. Areas Commun..

[11]  Hiroshi Kuwahara,et al.  Shared buffer memory switch for an ATM exchange , 1993, IEEE Trans. Commun..

[12]  Kazuyoshi Oshima,et al.  Scalable Shared-Buffering ATM Switch with a Versatile Searchable Queue , 1997, IEEE J. Sel. Areas Commun..

[13]  Wolfgang E. Denzel,et al.  A Flexible Shared-Buffer Switch for ATM at Gb/s Rates , 1995, Comput. Networks ISDN Syst..

[14]  Kazuyoshi Oshima,et al.  622 Mb/s 8/spl times/8 shared multibuffer ATM switch with hierarchical queueing and multicast functions , 1993, Proceedings of GLOBECOM '93. IEEE Global Telecommunications Conference.

[15]  Moon Key Lee,et al.  Design of a scalable pipelined RAM system , 1998 .

[16]  Dennis Lee,et al.  Gigabit Ethernet switches using a shared buffer architecture , 2003, IEEE Communications Magazine.

[17]  Shu-Ping Chang,et al.  An overview of the pipelined common buffer architecture (PCBA) for memory based packet/cell switching systems , 1994, Proceedings of 19th Conference on Local Computer Networks.

[18]  K. Anami,et al.  A 20 ns 4 Mb CMOS SRAM with hierarchical word decoding architecture , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[19]  Charles Clos,et al.  A study of non-blocking switching networks , 1953 .

[20]  Moon Key Lee,et al.  Reconfigurable shared buffer ATM switch , 1999, AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360).

[21]  Kazuyoshi Oshima,et al.  Shared Multibuffer ATM Switches with Hierarchical Queueing and Multicast Functions , 1996 .