Bounding Worst-Case Data Cache Performance by Using Stack Distance
暂无分享,去创建一个
[1] Zarina Dzolkhifli,et al. 3-L Model: A Model for Checking the Integrity Constraints of Mobile Databases , 2009, J. Comput. Sci. Eng..
[2] Steven S. Muchnick,et al. Advanced Compiler Design and Implementation , 1997 .
[3] Pascal Sainrat,et al. Difficulties in Computing the WCET for Processors with Speculative Execution , 2002 .
[4] Microsystems Sun,et al. Jini^ Architecture Specification Version 2.0 , 2003 .
[5] Sharad Malik,et al. Efficient microarchitecture modeling and path analysis for real-time software , 1995, Proceedings 16th IEEE Real-Time Systems Symposium.
[6] David B. Whalley,et al. Timing analysis for data caches and set-associative caches , 1997, Proceedings Third IEEE Real-Time Technology and Applications Symposium.
[7] Jakob Engblom,et al. Requirements for and Design of a Processor with Predictable Timing , 2004, Design of Systems with Predictable Behaviour.
[8] David A. Padua,et al. Estimating cache misses and locality using stack distances , 2003, ICS '03.
[9] Björn Lisper,et al. Data cache locking for higher program predictability , 2003, SIGMETRICS '03.
[10] B. R. Rau,et al. HPL-PD Architecture Specification:Version 1.1 , 2000 .
[11] David B. Whalley,et al. Integrating the timing analysis of pipelining and instruction caching , 1995, Proceedings 16th IEEE Real-Time Systems Symposium.
[12] David A. Wood,et al. Implementing stack simulation for highly-associative memories , 1991, SIGMETRICS '91.
[13] David B. Whalley,et al. Automatic Detection and Exploitation of Branch Constraints for Timing Analysis , 2002, IEEE Trans. Software Eng..
[14] Sang Lyul Min,et al. An accurate worst case timing analysis technique for RISC processors , 1994, 1994 Proceedings Real-Time Systems Symposium.
[15] Jakob Engblom,et al. The worst-case execution-time problem—overview of methods and survey of tools , 2008, TECS.
[16] Frank Mueller,et al. Bounding worst-case data cache behavior by analytically deriving cache reference patterns , 2005, 11th IEEE Real Time and Embedded Technology and Applications Symposium.
[17] Sharad Malik,et al. Cache modeling for real-time software: beyond direct mapped instruction caches , 1996, 17th IEEE Real-Time Systems Symposium.
[18] David B. Whalley,et al. Bounding worst-case instruction cache performance , 1994, 1994 Proceedings Real-Time Systems Symposium.
[19] Rolf Ernst,et al. Worst case timing analysis of input dependent data cache behavior , 2006, 18th Euromicro Conference on Real-Time Systems (ECRTS'06).
[20] Isabelle Puaut,et al. Low-complexity algorithms for static cache locking in multitasking hard real-time systems , 2002, 23rd IEEE Real-Time Systems Symposium, 2002. RTSS 2002..
[21] Ting Chen,et al. Exploiting Branch Constraints without Exhaustive Path Enumeration , 2005, WCET.
[22] Reinhard Wilhelm,et al. On Predicting Data Cache Behavior for Real-Time Systems , 1998, LCTES.
[23] Kristof Beyls,et al. Reuse Distance as a Metric for Cache Behavior. , 2001 .
[24] Stefano Faralli,et al. The Situation Lens: A Metaphor for Personal Task Management on Mobile Devices , 2009, J. Comput. Sci. Eng..