Lower delay and area efficient non-restoring array divider by using Shannon based adder technique

This paper is mainly focused on designs of full-adder using by Shannon theorem based on pass transistor approach. The proposed Shannon theorem adder, SERF, CMOS 10T and mirror adder circuits are implemented in non-restoring array divider circuit. The divider circuits is schematized by using DSCH2 CAD tools and their layouts are simulated by using Microwind 3 VLSI layout CAD tool. The parameter analyses are analyzed by using BSIM 4 analyzer. The analysis includes power dissipation, propagation delay, chip area, power delay product (PDP), Energy Per Instruction (EPI), latency and throughput. These analyses are compared with reported author results, which shows better improvement in terms of low power, lower area, lower propagation delay and high throughput.

[1]  Hwang-Cherng Chow,et al.  A new low-voltage CMOS 1-bit full adder for high performance applications , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.

[2]  Donald A. Neamen,et al.  Microelectronics Circuit Analysis and Design , 2006 .

[3]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Vojin G. Oklobdzija,et al.  General method in synthesis of pass-transistor circuits , 2000 .

[5]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[6]  Niraj K. Jha,et al.  Design of C-testable DCVS binary array dividers , 1991 .

[7]  Massimo Alioto,et al.  Analysis and comparison on full adder block in submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[8]  E.E. Swartzlander,et al.  Design of Radix 4 SRT Dividers for Single Precision DSP in Deep Submicron CMOS Technology , 2006, 2006 IEEE International Symposium on Signal Processing and Information Technology.