Analysis of communication delay bounds for network on chips
暂无分享,去创建一个
[1] William J. Dally,et al. Principles and Practices of Interconnection Networks , 2004 .
[2] Jean-Yves Le Boudec,et al. Network Calculus: A Theory of Deterministic Queuing Systems for the Internet , 2001 .
[3] Axel Jantsch,et al. Slot allocation using logical networks for TDM virtual-circuit configuration for network-on-chip , 2007, ICCAD 2007.
[4] Axel Jantsch,et al. TDM Virtual-Circuit Configuration for Network-on-Chip , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] Tobias Bjerregaard,et al. A survey of research and practices of Network-on-chip , 2006, CSUR.
[6] Luciano Lenzini,et al. Tight end-to-end per-flow delay bounds in FIFO multiplexing sink-tree networks , 2006, Perform. Evaluation.
[7] Jens B. Schmitt,et al. The DISCO network calculator: a toolbox for worst case analysis , 2006, valuetools '06.
[8] Rene L. Cruz,et al. Bounds on Maximum Delay in Networks with Deflection Routing , 1995, IEEE Trans. Parallel Distributed Syst..
[9] Füsun Özgüner,et al. A Priority-Driven Flow Control Mechanism for Real-Time Traffic in Multiprocessor Networks , 1998, IEEE Trans. Parallel Distributed Syst..
[10] Cheng-Shang Chang,et al. Performance guarantees in communication networks , 2000, Eur. Trans. Telecommun..
[11] Kees Goossens,et al. AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.
[12] D. Marpe,et al. Video coding with H.264/AVC: tools, performance, and complexity , 2004, IEEE Circuits and Systems Magazine.
[13] Jean-Yves Le Boudec,et al. Delay Bounds in a Network with Aggregate Scheduling , 2000, QofIS.
[14] Zhonghai Lu,et al. Feasibility analysis of messages for on-chip networks using wormhole routing , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[15] Volker Sander,et al. A parameter based admission control for differentiated services networks , 2004, Comput. Networks.