A 10-b 20-Msample/s low-power CMOS ADC

A single-ended input but internally differential 10 b, 20 Msample/s pipelined analog-to-digital converter (ADC) is demonstrated with 4 mW per stage using a single 5 V supply. The prototype ADC made of an input sample and hold (S/H) plus 8 identical unscaled pipelined stages consumes 50 mW including power consumed by a bias generator and two internal buffer amplifiers driving common-mode bias lines. Key circuits developed for this low-power ADC are a dynamic comparator with a capacitive reference voltage divider that consumes no static power, a source-follower buffered op amp that achieves wide bandwidth using large input devices, and a self-biased cascode biasing circuit that tracks power supply variation. The ADC implemented using a double-poly 1.2 /spl mu/m CMOS technology exhibits a DNL of /spl plusmn/0.65 LSB and a SNDR of 54 dB while sampling at 20 MHz. The chip die area is 13 mm/sup 2/. >

[1]  R. Castello,et al.  A ratio-independent algorithmic analog-to-digital conversion technique , 1984, IEEE Journal of Solid-State Circuits.

[2]  C. Mangelsdorf,et al.  A wideband 10-bit, 20 Msps pipelined ADC using current-mode signals , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[3]  Akira Matsuzawa,et al.  A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC , 1993 .

[4]  Masao Hotta,et al.  A 10-bit 20-MHz two-step parallel A/D converter with internal S/H , 1989 .

[5]  P. Vorenkamp,et al.  A 10 b 50 MS/s pipelined ADC , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[6]  A. Yukawa,et al.  A CMOS 8-Bit High-Speed A/D Converter IC , 1984, IEEE Journal of Solid-State Circuits.

[7]  K. Matsui,et al.  CMOS video filters using switched capacitor 14 MHz circuits , 1985 .

[8]  S.-H. Lee,et al.  Design for testability in digitally-corrected ADCs , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[9]  Masaki Ishida,et al.  A 10-b 100-Msample/s pipelined subranging BiCMOS ADC , 1993 .

[10]  S. Hisano,et al.  A two-residue architecture for multistage ADCs , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[11]  Bang-Sup Song,et al.  A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter , 1988 .

[12]  M. F. Tompsett,et al.  A 10-b 15-MHz CMOS recycling two-step A/D converter , 1990 .

[13]  Asad A. Abidi,et al.  A 10-b, 75-MHz two-stage pipelined bipolar A/D converter , 1993 .

[14]  A. Karanicolas,et al.  A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[15]  Paul R. Gray,et al.  An 8-b 85-MS/s parallel pipeline A/D converter in 1- mu m CMOS , 1993 .

[16]  Stephen H. Lewis,et al.  Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications , 1992 .

[17]  K. Hirata,et al.  A 10 b 50 MHz pipelined CMOS A/D converter with S/H , 1993 .

[18]  Bruce A. Wooley,et al.  A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion , 1991 .

[19]  A. Matsuzawa,et al.  A fully parallel 10-bit A/D converter with video speed , 1982, IEEE Journal of Solid-State Circuits.

[20]  A. Matsuzawa,et al.  A 10 b 30 MHz two-step parallel BiCMOS ADC with internal S/H , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[21]  Kunihiko Usui,et al.  A 95 mW, 10 b 15 MHz low-power CMOS ADC using analog double-sampled pipelining scheme , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[22]  Akira Matsuzawa,et al.  A 10-b 300-MHz interpolated-parallel A/D converter , 1993 .

[23]  Toshio Kumamoto,et al.  A 10b 20 Ms/s 3 V-supply CMOS A/D converter for integration into system VLSIs , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[24]  Paul R. Gray,et al.  A 10-bit, 20-MS/s, 35-mW pipeline A/D converter , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[25]  J. Doernberg,et al.  A 10-bit 5-Msample/s CMOS two-step flash ADC , 1989 .

[26]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .