A 42 mW 200 fs-Jitter 60 GHz Sub-Sampling PLL in 40 nm CMOS

A 60 GHz sub-sampling PLL implemented in 40 nm CMOS is presented in this paper. The sub-sampling phase detector (SSPD) runs at 30 GHz after an inductively-peaked static divide-by-two. Thanks to the lower frequency of operation, the effect of non-zero sampling aperture of the switch is minimized. A dummy divider of the quadrature PLL is utilized for the sub-sampling loop to avoid extra loading in the 60 GHz path. A 53.8-63.3 GHz QVCO uses super-harmonic coupling at 120 GHz for relaxed headroom at a 0.9 V supply and achieves a free-running phase noise down to -94.5 dBc/Hz at 1 MHz offset. The millimeter-wave sub-sampling PLL achieves an RMS jitter, integrated from 1 kHz to 100 MHz, of 200 fs at a power consumption of 42 mW, compared to 210 fs for the PFD/CP PLL at 75 mW. Reference spurs in both modes are below -40 dBc.

[1]  Kenichi Okada,et al.  Full Four-Channel 6.3-Gb/s 60-GHz CMOS Transceiver With Low-Power Analog and Digital Baseband Circuitry , 2013, IEEE Journal of Solid-State Circuits.

[2]  Yves Rolain,et al.  A 57-to-66GHz quadrature PLL in 45nm digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Zhiwei Xu,et al.  A Low Phase Noise, Wideband and Compact CMOS PLL for Use in a Heterodyne 802.15.3c Transceiver , 2011, IEEE Journal of Solid-State Circuits.

[4]  S. Gambini,et al.  A 90 nm CMOS Low-Power 60 GHz Transceiver With Integrated Baseband Circuitry , 2009, IEEE Journal of Solid-State Circuits.

[5]  J. Craninckx,et al.  A 9.2–12.7 GHz wideband fractional-N subsampling PLL in 28nm CMOS with 280fs RMS jitter , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[6]  B. Razavi,et al.  A low-power 60-GHz CMOS transceiver for WiGig applications , 2013, 2013 Symposium on VLSI Circuits.

[7]  Robert B. Staszewski,et al.  High-Resolution Millimeter-Wave Digitally Controlled Oscillators With Reconfigurable Passive Resonators , 2013, IEEE Journal of Solid-State Circuits.

[8]  Salvatore Levantino,et al.  Frequency dependence on bias current in 5 GHz CMOS VCOs: impact on tuning range and flicker noise upconversion , 2002, IEEE J. Solid State Circuits.

[9]  B. Nauta,et al.  A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by $N ^{2}$ , 2009, IEEE Journal of Solid-State Circuits.

[10]  C. Svensson,et al.  Time resolution of NMOS sampling switches used on low-swing signals , 1998 .

[11]  Win Chaivipas,et al.  A 60-GHz 16QAM/8PSK/QPSK/BPSK Direct-Conversion Transceiver for IEEE802.15.3c , 2011, IEEE Journal of Solid-State Circuits.

[12]  Robert B. Staszewski,et al.  A 56.4-to-63.4 GHz Multi-Rate All-Digital Fractional-N PLL for FMCW Radar Applications in 65 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[13]  Po-Chun Huang,et al.  21.2 A 2.3GHz fractional-N dividerless phase-locked loop with −112dBc/Hz in-band phase noise , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[14]  Enrico Monaco,et al.  A Low-Noise Quadrature VCO Based on Magnetically Coupled Resonators and a Wideband Frequency Divider at Millimeter Waves , 2011, IEEE Journal of Solid-State Circuits.

[15]  Koichiro Tanaka,et al.  A Fully Integrated 60-GHz CMOS Transceiver Chipset Based on WiGig/IEEE 802.11ad With Built-In Self Calibration for Mobile Usage , 2013, IEEE Journal of Solid-State Circuits.

[16]  Pietro Andreani,et al.  An Analysis of $1/f$ Noise to Phase Noise Conversion in CMOS Harmonic Oscillators , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Apostolos Georgiadis,et al.  Gain, phase imbalance, and phase noise effects on error vector magnitude , 2004, IEEE Transactions on Vehicular Technology.

[18]  Steven Brebels,et al.  A low-power radio chipset in 40nm LP CMOS with beamforming for 60GHz high-data-rate wireless communication , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[19]  Kenichi Okada,et al.  A 60-GHz sub-sampling frequency synthesizer using sub-harmonic injection-locked quadrature oscillators , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[20]  Salvatore Levantino,et al.  A low-phase-noise 5-GHz CMOS quadrature VCO using superharmonic coupling , 2003, IEEE J. Solid State Circuits.

[21]  Xiang Yi,et al.  A low phase noise 24/77 GHz dual-band sub-sampling PLL for automotive radar applications in 65 nm CMOS technology , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[22]  Jan Craninckx,et al.  A 9.2–12.7 GHz Wideband Fractional-N Subsampling PLL in 28 nm CMOS With 280 fs RMS Jitter , 2015, IEEE Journal of Solid-State Circuits.

[23]  Liang Wu,et al.  A 49-to-62GHz CMOS quadrature VCO with bimodal enhanced magnetic tuning , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[24]  Ali M. Niknejad,et al.  A 65 nm CMOS 4-Element Sub-34 mW/Element 60 GHz Phased-Array Transceiver , 2011, IEEE Journal of Solid-State Circuits.

[25]  Piet Wambacq,et al.  A 54–69.3 GHz dual-band VCO with differential hybrid coupler for quadrature generation , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[26]  Xiang Yi,et al.  A 57.9-to-68.3 GHz 24.6 mW Frequency Synthesizer With In-Phase Injection-Coupled QVCO in 65 nm CMOS Technology , 2014, IEEE Journal of Solid-State Circuits.

[27]  Kenichi Okada,et al.  A Sub-Harmonic Injection-Locked Quadrature Frequency Synthesizer With Frequency Calibration Scheme for Millimeter-Wave TDD Transceivers , 2013, IEEE Journal of Solid-State Circuits.

[28]  A. Rofougaran,et al.  A 900 MHz CMOS LC-oscillator with quadrature outputs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[29]  Eric A. M. Klumperink,et al.  Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling Phase Detector , 2010, IEEE Journal of Solid-State Circuits.

[30]  S. Pellerano,et al.  Phase noise in digital frequency dividers , 2004, IEEE Journal of Solid-State Circuits.

[31]  C.S. Vaucher,et al.  A family of low-power truly modular programmable dividers in standard 0.35-/spl mu/m CMOS technology , 2000, IEEE Journal of Solid-State Circuits.

[32]  Eric A. M. Klumperink,et al.  Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[33]  P. Andreani,et al.  On the phase-noise and phase-error performances of multiphase LC CMOS VCOs , 2004, IEEE Journal of Solid-State Circuits.