Challenges in post-silicon validation of high-speed I/O links

There are increasingly number of analog/mixed-signal circuits in microprocessors and SOCs. A significant portion of mixed-signal circuits are high-speed I/O links, including serial buses such as PCIE and parallel buses such as DDR. Post-silicon validation of I/O links is hard and time-consuming, and can be critical for making a product release qualification decision. In this paper, we try to summarize key challenges in post-silicon I/O validation. We discuss potential research directions and potential solutions to improve efficiency and quality of I/O validation.

[1]  Joseph Sinohin Panganiban.  A ring oscillator based variation test chip , 2002 .

[2]  J.E. Jaussi,et al.  Modeling and Analysis of High-Speed I/O Links , 2009, IEEE Transactions on Advanced Packaging.

[3]  Nagib Hakim,et al.  Post-silicon validation challenges: How EDA and academia can help , 2010, Design Automation Conference.

[4]  Kwang-Ting Cheng,et al.  Recent Advances in Analog, Mixed-Signal, and RF Testing , 2010, IPSJ Trans. Syst. LSI Des. Methodol..

[5]  Lior Shkolnitsky,et al.  Electrical System Validation Methodology for Embedded DisplayPort , 2010 .

[6]  Christopher M. Bishop,et al.  Pattern Recognition and Machine Learning (Information Science and Statistics) , 2006 .

[7]  Jason Howard,et al.  Testing high-speed IO links using on-die circuitry , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[8]  Eric R. Ziegel,et al.  The Elements of Statistical Learning , 2003, Technometrics.

[9]  Radford M. Neal.  Pattern Recognition and Machine Learning , 2007, Technometrics.

[10]  Trevor Hastie,et al.  The Elements of Statistical Learning , 2001 .

[11]  Intel Platform and Component Validation , 2003 .