"Analogue Network of Converters": A DFT Technique to Test a Complete Set of ADCs and DACs Embedded in a Complex SiP or SOC

In this paper, complex mixed signal circuits such as SiP or SOC including several ADCs and DACs are considered. A new DFT technique is proposed allowing the test of this complete set of embedded ADCs and DACs in a fully digital way such that only a simple low cost tester can be used. Moreover, this technique called "analogue network of converters " (ANC) requires an extremely simple additional circuitry and interconnect.

[1]  Jacques Durand,et al.  An improved method of ADC jitter measurement , 1994, Proceedings., International Test Conference.

[2]  Florence Azaïs,et al.  A new methodology for adc test flow optimization , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[3]  Abhijit Chatterjee,et al.  A signature analyzer for analog and mixed-signal circuits , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[4]  Thomas Almy,et al.  HABIST: histogram-based analog built in self test , 1997, Proceedings International Test Conference 1997.

[5]  Florence Azaïs,et al.  Hardware resource minimization for histogram-based ADC BIST , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[6]  Michel Renovell,et al.  A high accuracy triangle-wave signal generator for on-chip ADC testing , 2002, Proceedings The Seventh IEEE European Test Workshop.

[7]  Robert Alexander Wannamaker,et al.  The Theory of Dithered Quantization , 1997 .

[8]  Jiun-Lang Huang,et al.  A delta-sigma modulation based BIST scheme for mixed-signal systems , 2000, 2000 Southwest Symposium on Mixed-Signal Design (Cat. No.00EX390).

[9]  Degang Chen,et al.  A histogram based AM-BIST algorithm for ADC characterization using imprecise stimulus , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[10]  Gordon W. Roberts,et al.  A BIST technique for a frequency response and intermodulation distortion test of a sigma-delta ADC , 1994, Proceedings of IEEE VLSI Test Symposium.

[11]  Karim Arabi,et al.  A new built-in self-test approach for digital-to-analog and analog-to-digital converters , 1994, ICCAD.

[12]  Florence Azaïs,et al.  "Analogue Network of Converters": A DFT Technique to Test a Complete Set of ADCs and DACs Embedded in a Complex SiP or SOC , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[13]  S. Bernard,et al.  Testing system-in-package wirelessly , 2006, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006..

[14]  Gordon W. Roberts,et al.  A BIST scheme for an SNR test of a sigma-delta ADC , 1993, Proceedings of IEEE International Test Conference - (ITC).

[15]  Matthew Mahoney,et al.  DSP-Based Testing of Analog and Mixed-Signal Circuits , 1987 .

[16]  Michel Renovell,et al.  Towards an ADC BIST scheme using the histogram test technique , 2000, Proceedings IEEE European Test Workshop.

[17]  Stephen K. Sunter,et al.  A simplified polynomial-fitting algorithm for DAC and ADC BIST , 1997, Proceedings International Test Conference 1997.

[18]  R. de Vries,et al.  Decreasing the Sensitivity of ADC Test Parameters by Means of Wobbling , 1999, J. Electron. Test..

[19]  Florence Azaïs,et al.  Implementation of a linear histogram BIST for ADCs , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[20]  Luigi Carro,et al.  An Improved RF Loopback for Test Time Reduction , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[21]  Karim Arabi,et al.  A new digital test approach for analog-to-digital converter testing , 1996, Proceedings of 14th VLSI Test Symposium.