A compatible SHA series design based on FPGA

though some blemish is reported on the SHA-1 cryptographic hash function, TCG (Trusted Computing Group) still choose it to be the encryption of the latest published specification. SHA-256 and SHA-512, being considered to be safe so far, is the best choices for the next generation of the trusted computing, since they both are the SHA series functions and qualified by the NIST (National Institute of Standards and Technology). For the reasons mentioned above, it is necessary to implement a TPM (Trusted Platform module) encryption core which can not only perform the SHA-1 function fulfilling the trusted computing requirement now, but also offer the SHA-256 and SHA-512 functions when the trusted computing guideline is updated. In this paper, an implementation is introduced to obtain all of these three functions by adding limited resources on the Xilinx's FPGA. (Abstract)

[1]  Stanislaw Radziszowski,et al.  Scalable FPGA design and performance analysis of PHASH hashing function , 2009, 2009 MIXDES-16th International Conference Mixed Design of Integrated Circuits & Systems.

[2]  Luigi Dadda,et al.  An ASIC design for a high speed implementation of the hash function SHA-256 (384, 512) , 2004, GLSVLSI '04.

[3]  Kris Gaj,et al.  A 1 Gbit/s Partially Unrolled Architecture of Hash Functions SHA-1 and SHA-512 , 2004, CT-RSA.

[4]  Tim Kerins,et al.  Single-chip FPGA implementation of a cryptographic co-processor , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[5]  Luigi Dadda,et al.  Quasi-pipelined hash circuits , 2005, 17th IEEE Symposium on Computer Arithmetic (ARITH'05).

[6]  Je-Hoon Lee,et al.  High-Speed FPGA Implementation of the SHA-1 Hash Function , 2011, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[7]  Philip Heng Wai Leong,et al.  An FPGA Based SHA-256 Processor , 2002, FPL.

[8]  Francis M. Crowe,et al.  Optimisation of the SHA-2 family of hash functions on FPGAs , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[9]  Luigi Dadda,et al.  The design of a high speed ASIC unit for the hash function SHA-256 (384, 512) , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[10]  G. Theodoridis,et al.  High-Speed FPGA Implementation of the SHA-1 Hash Function , 2005, 2005 IEEE Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications.

[11]  Máire O'Neill,et al.  Efficient single-chip implementation of SHA-384 and SHA-512 , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..

[12]  Imtiaz Ahmad,et al.  Hardware implementation analysis of SHA-256 and SHA-512 algorithms on FPGAs , 2005, Comput. Electr. Eng..