Enabling technologies for wafer-level bonding of 3D MEMS and integrated circuit structures
暂无分享,去创建一个
Anna W. Topol | A.W. Topol | K. Guarini | G. Cohen | B. Furman | K.W. Guarini | B.K. Furman | L. Shi | G. Walker | G.M. Cohen | G.F. Walker | L. Shi
[1] A. Fan,et al. Copper Wafer Bonding , 1999 .
[2] James Castracane,et al. Emerging technologies for chip-level optical interconnects , 2002, SPIE OPTO.
[3] Krishna C. Saraswat,et al. High-performance germanium-seeded laterally crystallized TFTs for vertical device integration , 1998 .
[4] Nghia Chiem,et al. Micromachinng chemical and biochemical analysis and reaction systems on glass substrates , 1996 .
[5] J. Denton,et al. Multiple layers of silicon-on-insulator islands fabrication by selective epitaxial growth , 1999, IEEE Electron Device Letters.
[6] Subramanian S. Iyer,et al. Silicon Wafer Bonding Technology for VLSI and MEMS Applications , 2002 .
[7] Mansun Chan,et al. Three-dimensional CMOS SOI integrated circuit using high-temperature metal-induced lateral crystallization , 2001 .
[8] Sampath Purushothaman,et al. Thin film transfer process for low cost MCM-D fabrication , 1995 .
[9] Kaustav Banerjee,et al. Interconnect limits on gigascale integration (GSI) in the 21st century , 2001, Proc. IEEE.
[10] T. Kenny,et al. Closed-loop electroosmotic microchannel cooling system for VLSI circuits , 2002 .
[11] J. Lasky. Wafer bonding for silicon‐on‐insulator technologies , 1986 .
[12] M. Bruel. Silicon on insulator material technology , 1995 .