论文信息 - Subthreshold slope degradation model for localized-charge-trapping based non-volatile memory devices - 字舞流文

Subthreshold slope degradation model for localized-charge-trapping based non-volatile memory devices

B. Eitan | E. Lusky | Y. Shacham-Diamand | I. Bloom | A. Shappir

[1] B. Eitan,et al. NROM: A novel localized trapping, 2-bit nonvolatile memory cell , 2000, IEEE Electron Device Letters.

[2] Higman,et al. A Novel Flash Memory Device With S Plit Gate Source Side Injection And 0N0 Charge Storage Stack (SPIN) , 1997, 1997 Symposium on VLSI Technology.

[3] M. Shur,et al. Threshold voltage modeling and the subthreshold regime of operation of short-channel MOSFETs , 1993 .

[4] B. Eitan,et al. Hot-electron injection into the oxide in n-channel MOS devices , 1981, IEEE Transactions on Electron Devices.

[5] R.R. Troutman,et al. VLSI limitations from drain-induced barrier lowering , 1979, IEEE Transactions on Electron Devices.

[6] L. D. Yau,et al. A simple theory to predict the threshold voltage of short-channel IGFET's , 1974 .

[7] M. B. Barron. Low level currents in insulated gate field effect transistors , 1972 .