In Situ Doped Source/Drain for Performance Enhancement of Double-Gated Poly-Si Nanowire Transistors

A poly-Si nanowire (NW) thin-film transistor configured with the double-gated scheme was fabricated and characterized. The fabrication process features the clever use of selective plasma etching to form a rectangular NW underneath a hard mask. In this paper, we show that replacing the original ion-implanted poly-Si with in situ doped poly-Si for the source/drain significantly enhances the device performance, including steeper subthreshold swing (SS), larger on/off current ratio, and reduced series resistance. In particular, the SS is improved to a record-breaking low value of 73 mV/dec, which, to the best of our knowledge, is the most ideal ever reported for a poly-Si based device. The new NW transistors with such excellent switching properties are highly promising for reducing power consumption and operational voltage in practical circuit applications.

[1]  C. Lieber,et al.  Nanowire Nanosensors for Highly Sensitive and Selective Detection of Biological and Chemical Species , 2001, Science.

[2]  Kyoung Hwan Yeo,et al.  Characteristics of sub 5nm tri-gate nanowire MOSFETs with single and poly Si channels in SOI structure , 2006, 2009 Symposium on VLSI Technology.

[3]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[4]  R. Sarpeshkar,et al.  Large-scale complementary integrated circuits based on organic transistors , 2000, Nature.

[5]  Charles M. Lieber,et al.  Nonvolatile Memory and Programmable Logic from Molecule-Gated Nanowires , 2002 .

[6]  J. Seto.  The electrical properties of polycrystalline silicon films , 1975 .

[7]  Michael O. Thompson,et al.  Phase transformation mechanisms involved in excimer laser crystallization of amorphous silicon films , 1993 .

[8]  Tahone Yang,et al.  A Multi-Layer Stackable Thin-Film Transistor (TFT) NAND-Type Flash Memory , 2006, 2006 International Electron Devices Meeting.

[9]  A Novel Multiple-Gate Polycrystalline Silicon Nanowire Transistor Featuring an Inverse-T Gate , 2008, IEEE Electron Device Letters.

[10]  Origins of Performance Enhancement in Independent Double-Gated Poly-Si Nanowire Devices , 2010, IEEE Transactions on Electron Devices.

[11]  D.L. Kwong,et al.  Polycrystalline Si Nanowire SONOS Nonvolatile Memory Cell Fabricated on a Gate-All-Around (GAA) Channel Architecture , 2009, IEEE Electron Device Letters.

[12]  T.-Y. Huang,et al.  A simple and low-cost method to fabricate TFTs with poly-Si nanowire channel , 2005, IEEE Electron Device Letters.

[13]  C. Su,et al.  Fabrication and characterization of nanowire transistors with solid-phase crystallized poly-Si channels , 2006, IEEE Transactions on Electron Devices.

[14]  S. Hareland,et al.  Tri-Gate fully-depleted CMOS transistors: fabrication, design and layout , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[15]  B. Streetman.  Solid state electronic devices , 1972 .

[16]  Y. Yeo,et al.  25 nm CMOS Omega FETs , 2002, Digest. International Electron Devices Meeting,.

[17]  Fabrication of high-mobility p-channel poly-Si thin film transistors by self-aligned metal-induced lateral crystallization , 1996 .

[18]  R. F. Motta,et al.  A new method to determine MOSFET channel length , 1980, IEEE Electron Device Letters.

[19]  Performance Enhancement in Double-Gated Poly-Si Nanowire Transistors With Reduced Nanowire Channel Thickness , 2009, IEEE Electron Device Letters.

[20]  R. B. Iverson,et al.  Stochastic model for grain size versus dose in implanted and annealed polycrystalline silicon films on SiO2 , 1985 .

[21]  Horng-Chih Lin,et al.  High-Performance Poly-Si Nanowire NMOS Transistors , 2007, IEEE Transactions on Nanotechnology.

[22]  Jin-Woo Han,et al.  Multiple-Gate CMOS Thin-Film Transistor With Polysilicon Nanowire , 2008, IEEE Electron Device Letters.