Hardware/Software Co-synthesis of DSP Systems

This chapter focuses on the automated mapping of high level specifications of DSP applications into implementation platforms that employ programmable DSPs. Since programmable DSPs are often used in conjunction with other types of programmable processors, such as microcontrollers and general-purpose microprocessors, and with various types of hardware modules, such as FPGAs, and ASIC circuitry, this mapping task, in general, is one of cosynthesis — the joint synthesis of both hardware and software — for a heterogeneous multiprocessor.

[1]  J. T. Buck.  Static scheduling and code generation from dynamic dataflow graphs with integer-valued control streams , 1994, Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers.

[2]  Margaret M. Burnett,et al.  Operational versus definitional: a perspective on programming paradigms , 1992, Computer.

[3]  Jürgen Teich,et al.  System-Level Synthesis Using Evolutionary Algorithms , 1998, Des. Autom. Embed. Syst..

[4]  Herman Schmit,et al.  A Model and Methodology for Hardware-Software Codesign , 1993, IEEE Des. Test Comput..

[5]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[6]  Luciano Lavagno,et al.  Hardware-software co-design of embedded systems: the POLIS approach , 1997 .

[7]  Edward A. Lee,et al.  Software Synthesis from Dataflow Graphs , 1996 .

[8]  Edward A. Lee,et al.  Hierarchical finite state machines with multiple concurrency models , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Hugo De Man,et al.  Formalized methodology for data reuse: exploration for low-power hierarchical memory mappings , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Edward A. Lee,et al.  Determining the Order of Processor Transactions in Statically Scheduled Multiprocessors , 1997, J. VLSI Signal Process..

[11]  Edward A. Lee,et al.  A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem , 1994, Third International Workshop on Hardware/Software Codesign.

[12]  Edward A. Lee,et al.  Resynchronization for multiprocessor DSP systems , 2000, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications.

[13]  M. Engels,et al.  Grape-II: A System-Level Prototyping Environment for DSP Applications , 1995, Computer.

[14]  K. J. RAY LIU.  Algorithm-Based Low-Power and High-Performance Multimedia Signal Processing , 1998 .

[15]  Jean A. Peperstraete,et al.  Cycle-static dataflow , 1996, IEEE Trans. Signal Process..

[16]  Shuvra S. Bhattacharyya,et al.  Parameterized dataflow modeling of DSP systems , 2000, 2000 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.00CH37100).

[17]  E.A. Lee,et al.  A comparison of synchronous and cycle-static dataflow , 1995, Conference Record of The Twenty-Ninth Asilomar Conference on Signals, Systems and Computers.

[18]  Jan M. Rabaey,et al.  Hierarchical scheduling of DSP programs onto multiprocessors for maximum throughput , 1992, [1992] Proceedings of the International Conference on Application Specific Array Processors.

[19]  Heinrich Meyr,et al.  Optimum vectorization of scalable synchronous dataflow graphs , 1993, Proceedings of International Conference on Application Specific Array Processors (ASAP '93).

[20]  Edward A. Lee,et al.  Scheduling strategies for multiprocessor real-time DSP , 1989, IEEE Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond.

[21]  Rudy Lauwereins,et al.  Data memory minimisation for synchronous data flow graphs emulated on DSP-FPGA targets , 1997, DAC.

[22]  Gilbert Christopher Sih,et al.  Multiprocessor scheduling to account for interprocessor communication , 1992 .

[23]  Alfred V. Aho,et al.  Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.

[24]  D.R. O'Hallaron,et al.  The Assign Parallel Program Generator , 1991, The Sixth Distributed Memory Computing Conference, 1991. Proceedings.

[25]  Pierre G. Paulin,et al.  DSP design tool requirements for embedded systems: A telecommunications industrial perspective , 1995, J. VLSI Signal Process..

[26]  W. Wolf,et al.  Hardware/software co-synthesis with memory hierarchies , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[27]  Edward A. Lee,et al.  Optimizing synchronization in multiprocessor DSP systems , 1997, IEEE Trans. Signal Process..

[28]  Shuvra S. Bhattacharyya,et al.  Quasi-static scheduling of reconfigurable dataflow graphs for DSP systems , 2000, Proceedings 11th International Workshop on Rapid System Prototyping. RSP 2000. Shortening the Path from Specification to Prototype (Cat. No.PR00668).

[29]  Luciano Lavagno,et al.  Hardware-Software Co-Design of Embedded Systems , 1997 .

[30]  Sabih H. Gerez,et al.  Range-chart-guided iterative data-flow graph scheduling , 1992 .

[31]  Heinrich Meyr,et al.  High level software synthesis for signal processing systems , 1992, [1992] Proceedings of the International Conference on Application Specific Array Processors.

[32]  Edward A. Lee,et al.  Scheduling dynamic dataflow graphs with bounded memory using the token flow model , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[33]  Heinrich Meyr,et al.  Retiming of DSP programs for optimum vectorization , 1994, Proceedings of ICASSP '94. IEEE International Conference on Acoustics, Speech and Signal Processing.

[34]  Edward A. Lee.  Representing and exploiting data parallelism using multidimensional dataflow diagrams , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[35]  Jörg Henkel,et al.  Hardware-software cosynthesis for microcontrollers , 1993, IEEE Design & Test of Computers.

[36]  Edward A. Lee.  Embedded Software — An Agenda for Research , 1999 .

[37]  Wangqi Qiu,et al.  Hardware Software Partitioning of Multifunction Systems , 2002 .

[38]  Robert Bregovic,et al.  Multirate Systems and Filter Banks , 2002 .

[39]  Bruce Jacob.  Hardware/Software Architectures for Real-Time Caching , 1999 .

[40]  Shuvra S. Bhattacharyya,et al.  Embedded Multiprocessors: Scheduling and Synchronization , 2000 .

[41]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..

[42]  Kathryn Fraughnaugh,et al.  Introduction to graph theory , 1973, Mathematical Gazette.

[43]  Heinrich Meyr,et al.  Dynamic data flow and control flow in high level DSP code synthesis , 1994, Proceedings of ICASSP '94. IEEE International Conference on Acoustics, Speech and Signal Processing.

[44]  Marios C. Papaefthymiou,et al.  Optimizing systems for effective block-processing: the k-delay problem , 1996, DAC '96.

[45]  Thomas Bäck,et al.  Evolutionary computation: comments on the history and current state , 1997, IEEE Trans. Evol. Comput..

[46]  Niraj K. Jha,et al.  COSYN: hardware-software co-synthesis of embedded systems , 1997, DAC.

[47]  Sharad Malik,et al.  Performance Analysis of Embedded Software Using Implicit Path Enumeration , 1995, 32nd Design Automation Conference.

[48]  Rudy Lauwereins,et al.  Buffer memory requirements in DSP applications , 1994, Proceedings of IEEE 5th International Workshop on Rapid System Prototyping.

[49]  Wayne H. Wolf,et al.  Performance estimation for real-time distributed embedded systems , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[50]  Rajesh Gupta,et al.  Hardware/software co-design , 1996, Proc. IEEE.

[51]  Heinrich Meyr,et al.  Scheduling for optimum data memory compaction in block diagram oriented software synthesis , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[52]  T. C. Hu.  Parallel Sequencing and Assembly Line Problems , 1961 .

[53]  Edward A. Lee,et al.  Gabriel: a design environment for DSP , 1989, IEEE Micro.