Modeling of parasitic capacitances in deep submicrometer conventional and high-K dielectric MOS transistors
暂无分享,去创建一个
[1] H. El Kamchouchi,et al. A direct method for the calculation of the edge capacitance of thick electrodes , 1975 .
[2] P. Chatterjee,et al. The impact of scaling laws on the choice of n-channel or p-channel for MOS VLSI , 1980, IEEE Electron Device Letters.
[3] R. Shrivastava,et al. A simple model for the overlap capacitance of a VLSI MOS device , 1982, IEEE Transactions on Electron Devices.
[4] G. Baccarani,et al. Generalized scaling theory and its application to a ¼ micrometer MOSFET design , 1984, IEEE Transactions on Electron Devices.
[5] T.Y. Chan,et al. Dependence of channel electric field on device scaling , 1985, IEEE Electron Device Letters.
[6] Y. Coz,et al. An improved floating-random-walk algorithm for solving the multi-dielectric Dirichlet problem , 1993 .
[7] Y. Taur,et al. Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's , 1997, IEEE Electron Device Letters.
[8] P. K. Vasudev,et al. Si-ULSI with a scaled down future , 1998 .
[9] Hiroshi Iwai. Downsizing of silicon MOSFETs beyond 0.1 μm , 1998 .
[10] J.M.C. Stork,et al. The impact of high-/spl kappa/ gate dielectrics and metal gate electrodes on sub-100 nm MOSFETs , 1999 .
[11] Kunihiro Suzuki. Parasitic capacitance of submicrometer MOSFET's , 1999 .
[12] Madhav P. Desai,et al. Effect of fringing capacitances in sub 100 nm MOSFETs with high-K gate dielectrics , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.
[13] Madhav P. Desai,et al. The effect of high-K gate dielectrics on deep submicrometer CMOS device and circuit performance , 2002 .