Modeling of parasitic capacitances in deep submicrometer conventional and high-K dielectric MOS transistors

In deep submicrometer MOSFETs the device performance is limited by the parasitic capacitance and resistance. Hence a circuit model is needed to treat these effects correctly. In this work, we have developed circuit models for the parasitic capacitances in conventional and high-K gate dielectric MOS transistors by taking into account the presence of source/drain contact plugs. The accuracy of the model is tested by comparing the modeled results with the results obtained from three-dimensional (3-D) Monte-Carlo simulations and two-dimensional (2-D) device simulations over a wide range of channel length and oxide thickness. The model is also used to study the dependence of parasitic capacitance on gate length, gate electrode thickness, gate oxide thickness, gate dielectric constant, and spacer width.

[1]  H. El Kamchouchi,et al.  A direct method for the calculation of the edge capacitance of thick electrodes , 1975 .

[2]  P. Chatterjee,et al.  The impact of scaling laws on the choice of n-channel or p-channel for MOS VLSI , 1980, IEEE Electron Device Letters.

[3]  R. Shrivastava,et al.  A simple model for the overlap capacitance of a VLSI MOS device , 1982, IEEE Transactions on Electron Devices.

[4]  G. Baccarani,et al.  Generalized scaling theory and its application to a ¼ micrometer MOSFET design , 1984, IEEE Transactions on Electron Devices.

[5]  T.Y. Chan,et al.  Dependence of channel electric field on device scaling , 1985, IEEE Electron Device Letters.

[6]  Y. Coz,et al.  An improved floating-random-walk algorithm for solving the multi-dielectric Dirichlet problem , 1993 .

[7]  Y. Taur,et al.  Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's , 1997, IEEE Electron Device Letters.

[8]  P. K. Vasudev,et al.  Si-ULSI with a scaled down future , 1998 .

[9]  Hiroshi Iwai.  Downsizing of silicon MOSFETs beyond 0.1 μm , 1998 .

[10]  J.M.C. Stork,et al.  The impact of high-/spl kappa/ gate dielectrics and metal gate electrodes on sub-100 nm MOSFETs , 1999 .

[11]  Kunihiro Suzuki.  Parasitic capacitance of submicrometer MOSFET's , 1999 .

[12]  Madhav P. Desai,et al.  Effect of fringing capacitances in sub 100 nm MOSFETs with high-K gate dielectrics , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[13]  Madhav P. Desai,et al.  The effect of high-K gate dielectrics on deep submicrometer CMOS device and circuit performance , 2002 .