Dynamic configuration of dataflow graph topology for DSP system design [video encoder example]

Dataflow is widely used for designing DSP applications. Despite its intrinsic advantages, one weak point is its difficulty in flexible expression of applications with data dependent change in execution structure. This paper suggests an approach to providing dynamically configured dataflow graph topologies using a new modeling and synthesis technique called DGT (dynamic graph topology). DGT builds on PSDF semantics (B. Bhattacharya et al, IEEE Tran. on Sig. Proc., vol.49(10), p.2408-2421, 2001). All possible graph topologies for a given graph are obtained at compile time and the corresponding graph based on parameters and data is dynamically set up in an efficient manner at runtime before the invocation of the associated graph. Systematic methods for reducing code and buffer size are applied based on characteristics of each configured graph. We have compared DGT against conventional modeling approaches through a detailed case study of an MPEG 2 video encoder system, and our experiments demonstrate the efficiency of the DGT approach.

[1]  Rainer Leupers,et al.  Software synthesis and code generation for signal processing systems , 2000 .

[2]  Shuvra S. Bhattacharyya,et al.  Modeling of Block-Based DSP Systems , 2005, J. VLSI Signal Process..

[3]  Rudy Lauwereins,et al.  Cyclo-dynamic dataflow , 1996, Proceedings of 4th Euromicro Workshop on Parallel and Distributed Processing.

[4]  Edward A. Lee,et al.  Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing , 1989, IEEE Transactions on Computers.

[5]  Edward A. Lee,et al.  Scheduling dynamic dataflow graphs with bounded memory using the token flow model , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[6]  Shuvra S. Bhattacharyya,et al.  Parameterized dataflow modeling of DSP systems , 2000, 2000 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.00CH37100).

[7]  Praveen K. Murthy,et al.  Compact Procedural Implementation in DSP Software Synthesis Through Recursive Graph Decomposition , 2004, SCOPES.

[8]  Heinrich Meyr,et al.  Dynamic data flow and control flow in high level DSP code synthesis , 1994, Proceedings of ICASSP '94. IEEE International Conference on Acoustics, Speech and Signal Processing.

[9]  P. A. Subrahmanyam,et al.  Hardware/software partitioning for multi-function systems , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[10]  Edward A. Lee,et al.  Software Synthesis from Dataflow Graphs , 1996 .

[11]  Edward A. Lee,et al.  Hierarchical reconfiguration of dataflow models , 2004, Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE '04..