LAHAF: Low-power, area-efficient, and high-performance approximate full adder based on static CMOS

Abstract In this article, a low power, area-efficient full adder cell designed with approximate outputs is presented. The static Complementary Metal Oxide Semiconductor (CMOS) structure is applied to design this approximate full adder energy efficient (up to 72% improvement). The proposed cell simulated in HSPICE with 32nm CMOS technology in four different scenarios. First, the proposed cell was assessed as a 1-bit full adder cell; second, the proposed cell applied in a 4-bit carry ripple adder structure. In the third and fourth scenarios, the proposed cell's power consumption and performance were assessed in different power supply voltages, temperatures, and a larger load capacitor. Approximate computing is a design paradigm that is applicable in image processing as an error-resilient application. MATLAB exploited to assess the proposed approximate full adder in image addition application in three different scenarios. The outputs evaluated by different image quality metrics (such as peak signal to noise ratio (PSNR)) and the final outputs of approximation are acceptable in this application due to image quality metrics.

[1]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Yang Liu,et al.  Collaborative Security , 2015, ACM Comput. Surv..

[3]  Fabrizio Lombardi,et al.  An Analytical Framework for Evaluating the Error Characteristics of Approximate Adders , 2015, IEEE Transactions on Computers.

[4]  Mohammad Reza Reshadinezhad,et al.  Newly multiplexer-based quaternary half-adder and multiplier using CNTFETs , 2020 .

[5]  Mónico Linares Aranda,et al.  CMOS Full-Adders for Energy-Efficient Arithmetic Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Sri Parameswaran,et al.  Special session: hardware approximate computing: how, why, when and where? , 2017, 2017 International Conference on Compilers, Architectures and Synthesis For Embedded Systems (CASES).

[7]  Fabrizio Lombardi,et al.  Inexact designs for approximate low power addition by cell replacement , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[8]  Magdy A. Bayoumi,et al.  A 10-transistor low-power high-speed full adder cell , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[9]  Yin-Tsung Hwang,et al.  A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Azadeh Alsadat Emrani Zarandi,et al.  An efficient inexact Full Adder cell design in CNFET technology with high-PSNR for image processing , 2019, International Journal of Electronics.

[11]  Eero P. Simoncelli,et al.  Image quality assessment: from error visibility to structural similarity , 2004, IEEE Transactions on Image Processing.

[12]  Ing-Chao Lin,et al.  High accuracy approximate multiplier with error correction , 2013, 2013 IEEE 31st International Conference on Computer Design (ICCD).

[13]  Mohammad Reza Reshadinezhad,et al.  A new twelve-transistor approximate 4:2 compressor in CNTFET technology , 2019 .

[14]  Mohammad Reza Reshadinezhad,et al.  Design of a high performance CNTFET-based full adder cell applicable in: Carry ripple, carry select and carry skip adders , 2019 .

[15]  Puneet Gupta,et al.  Trading Accuracy for Power with an Underdesigned Multiplier Architecture , 2011, 2011 24th Internatioal Conference on VLSI Design.

[16]  Jie Han,et al.  Approximate computing: An emerging paradigm for energy-efficient design , 2013, 2013 18th IEEE European Test Symposium (ETS).

[17]  Keivan Navi,et al.  An Energy-Efficient Full Adder Cell Using CNFET Technology , 2012, IEICE Trans. Electron..

[18]  Irina Alam,et al.  Approximate adder for low-power computations , 2017 .

[19]  Reza Faghih Mirzaee,et al.  A Novel High-Speed, Low-Power CNTFET-Based Inexact Full Adder Cell for Image Processing Application of Motion Detector , 2017, J. Circuits Syst. Comput..

[20]  Alexandre Yakovlev,et al.  Energy-efficient approximate multiplier design using bit significance-driven logic compression , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[21]  Sparsh Mittal,et al.  A Survey of Techniques for Approximate Computing , 2016, ACM Comput. Surv..

[22]  Fabrizio Lombardi,et al.  Transmission gate-based approximate adders for inexact computing , 2015, Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15).

[23]  Kaushik Roy,et al.  Low-Power Digital Signal Processing Using Approximate Adders , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Mathias Beike,et al.  Digital Integrated Circuits A Design Perspective , 2016 .

[26]  Fabrizio Lombardi,et al.  A Review, Classification, and Comparative Evaluation of Approximate Arithmetic Circuits , 2017, ACM J. Emerg. Technol. Comput. Syst..

[27]  Enrico Macii,et al.  Designing low-power circuits: practical recipes , 2001 .

[28]  Máire O'Neill,et al.  Design of Majority Logic (ML) Based Approximate Full Adders , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[29]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[30]  Fabrizio Lombardi,et al.  Approximate XOR/XNOR-based adders for inexact computing , 2013, 2013 13th IEEE International Conference on Nanotechnology (IEEE-NANO 2013).

[31]  Fabrizio Lombardi,et al.  A Comparative Review and Evaluation of Approximate Adders , 2015, ACM Great Lakes Symposium on VLSI.

[32]  Ozcan Ozturk,et al.  A Novel Heterogeneous Approximate Multiplier for Low Power and High Performance , 2018, IEEE Embedded Systems Letters.