Design-space exploration of the configurable 32 bit VLIW processor CoreVA for signal processing applications

In this paper we present the results of a design-space exploration for a classification algorithm with respect to the inherent parallelism of the CoreVA CPU. The CoreVA is a configurable VLIW processor which has been mainly designed for energy-constrained applications. Energy-efficient signal-processing is essential for real-time applications on wireless body sensors (WBSs). Using a velocity-estimation algorithm for a runner as an example, we show which hardware and algorithm configurations perform best in respect to classification accuracy, runtime and energy consumption. We obtained 9 Pareto-optimal configurations out of 504 simulations. The highest classification accuracy of 93.4% requires 34687 clock cycles and has an energy consumption of 1.559 μJ. The lowest energy requirements of 0.015μJ per classification are observed with a Pareto-optimal configuration at 76.3% accuracy. The three-issue VLIW configuration shows the best results with respect to the area-energy trade-off.

[1]  Carlos F. García-Hernández,et al.  Wireless Sensor Networks and Applications: a Survey , 2007 .

[2]  Gregor Sievers,et al.  Pareto-optimal signal processing on low-power microprocessors , 2013, 2013 IEEE SENSORS.

[3]  Twan Basten,et al.  An algebra of Pareto points , 2005, Fifth International Conference on Application of Concurrency to System Design (ACSD'05).

[4]  Björn Eskofier,et al.  Software-based performance and complexity analysis for the design of embedded classification systems , 2012, Proceedings of the 21st International Conference on Pattern Recognition (ICPR2012).

[5]  Luca Benini,et al.  Power/Performance Exploration of Single-core and Multi-core Processor Approaches for Biomedical Signal Processing , 2011, PATMOS.

[6]  Ian H. Witten,et al.  The WEKA data mining software: an update , 2009, SKDD.

[7]  Guang-Zhong Yang,et al.  Body Sensor Networks for Sport, Wellbeing and Health , 2010 .

[8]  Ulrich Rückert,et al.  An approach for determining linear velocities of athletes from acceleration measurements using a neural network , 2011 .

[9]  J. Huisken,et al.  Ultra Low Power programmable biomedical SoC for on-body ECG and EEG processing , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[10]  Ulrich Rückert,et al.  A 65 nm 32 b Subthreshold Processor With 9T Multi-Vt SRAM and Adaptive Supply Voltage Control , 2013, IEEE Journal of Solid-State Circuits.

[11]  Stuart N. Wooters,et al.  A 2.6-µW sub-threshold mixed-signal ECG SoC , 2009, 2009 Symposium on VLSI Circuits.