Design of efficient analog physically unclonable functions using alternative test principles
暂无分享,去创建一个
Abhijit Chatterjee | Sabyasachi Deyati | Barry Muldrey | Adit Singh | A. Singh | A. Chatterjee | B. Muldrey | Sabyasachi Deyati
[1] Gints Jekabsons,et al. Adaptive Regression Splines toolbox for Matlab/Octave , 2015 .
[2] Helper Data,et al. Reliable and efficient PUF-based key generation using pattern matching , 2011 .
[3] Michael A. Temple,et al. Intrinsic Physical-Layer Authentication of Integrated Circuits , 2012, IEEE Transactions on Information Forensics and Security.
[4] Abhijit Chatterjee,et al. Signature Testing of Analog and RF Circuits: Algorithms and Methodology , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[5] Dhruva Acharyya,et al. Quality metric evaluation of a physical unclonable function derived from an IC's power distribution system , 2010, Design Automation Conference.
[6] Abhijit Chatterjee,et al. TRAP: Test Generation Driven Classification of Analog/RF ICs Using Adaptive Probabilistic Clustering Algorithm , 2016, 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID).
[7] Patrick Schaumont,et al. A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions , 2011, IACR Cryptol. ePrint Arch..
[8] Abhijit Chatterjee,et al. Specification-driven test generation for analog circuits , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] S. Devadas,et al. Design and Implementation of PUF-Based "Unclonable" RFID ICs for Anti-Counterfeiting and Security Applications , 2008, 2008 IEEE International Conference on RFID.
[10] J. Freidman,et al. Multivariate adaptive regression splines , 1991 .
[11] Abhijit Chatterjee,et al. Prediction of analog performance parameters using fast transienttesting , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Srinivas Devadas,et al. PUF Modeling Attacks on Simulated and Silicon Data , 2013, IEEE Transactions on Information Forensics and Security.
[13] Sofiène Tahar,et al. Formal verification of analog and mixed signal designs , 2009 .
[14] Abhijit Chatterjee,et al. Adaptive testing of analog/RF circuits using hardware extracted FSM models , 2016, 2016 IEEE 34th VLSI Test Symposium (VTS).
[15] Achintya Halder,et al. Efficient Alternate Test Generation for RF Transceiver Architectures , 2006 .
[16] Abhijit Chatterjee,et al. Concurrent RF test using optimized modulated RF stimuli , 2004, 17th International Conference on VLSI Design. Proceedings..
[17] Abhijit Chatterjee,et al. Challenge Engineering and Design of Analog Push Pull Amplifier Based Physically Unclonable Function for Hardware Security , 2015, 2015 IEEE 24th Asian Test Symposium (ATS).
[18] Tony Tae-Hyoung Kim,et al. Design of SRAM PUF with improved uniformity and reliability utilizing device aging effect , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).
[19] A. D. Gordon. A Review of Hierarchical Classification , 1987 .
[20] Yiming Li,et al. Process-Variation Effect, Metal-Gate Work-Function Fluctuation, and Random-Dopant Fluctuation in Emerging CMOS Technologies , 2010, IEEE Transactions on Electron Devices.