论文信息 - Convey HC-1 Hybrid Core Computer - The Potential of FPGAs in Numerical Simulation - 字舞流文

Convey HC-1 Hybrid Core Computer - The Potential of FPGAs in Numerical Simulation

Vincent Heuveline | Werner Augustin | Jan-Philipp Weiss | Vincent Heuveline | Jan-Philipp Weiss

[1] Jason D. Bakos. High-Performance Heterogeneous Computing with the Convey HC-1 , 2010, Computing in Science & Engineering.

[2] Tony M. Brewer,et al. Instruction Set Innovations for the Convey HC-1 Computer , 2010, IEEE Micro.

[3] Pedro C. Diniz,et al. Compiling for reconfigurable computing: A survey , 2010, CSUR.

[4] Julian M. Kunkel,et al. System Performance Comparison of Stencil Operations with the Convey HC-1 , 2011 .

[5] Amar Shan,et al. Heterogeneous processing: a strategy for augmenting moore's law , 2006 .

[6] Donald E. Thomas,et al. The Verilog® Hardware Description Language , 1990 .

[7] Samuel Williams,et al. Optimization of sparse matrix-vector multiplication on emerging multicore platforms , 2009, Parallel Comput..

[8] Michael Garland,et al. Eﬃcient Sparse Matrix-Vector Multiplication on CUDA , 2008 .

[9] Werner Augustin,et al. Optimized Stencil Computation Using In-Place Calculation on Modern Multicore Systems , 2009, Euro-Par.