Communication-Driven Automatic Virtual Prototyping for Networked Embedded Systems

Today, parts of an ESL model can be automatically synthesized to a low-level implementation, e. g., via high-level synthesis. However, to build a complete working virtual prototype directly from a given ESL model, one still has to perform several design steps manually. The work-at-hand tackles this problem by introducing bridge components already in the ESL model. These components influence Design Space Exploration (DSE) by adding their characteristics like cost and latency into evaluation. The complete system is divided into several subsystems connected through bridges, we call this process communication-driven decomposition. Once an optimized implementation solution is found by DSE and selected by the designer, every subsystem of this ESL model is handed over to the individual synthesis tool. Here, if two subsystems will be synthesized by different tools, the bridge connecting these two subsystems will be automatically duplicated into two instances and assigned to each subsystem. Then, synthesis tools generate code for each subsystem (including the bridge inside each subsystem). In the last step, the system integration process merges the corresponding bridge pairs together to build a complete virtual prototype. To automate the proposed design flow, we have developed a framework that automatically divides an ESL model into subsystems and synthesizes the interfaces for all bridges which strongly simplifies system integration. The designer is therefore free from the interface realization. Hence, the overall design development cycle is shortened. As a proof of concept, a distributed control application is presented to give evidence of the proposed technique's applicability and the achieved productivity gain.

[1]  J. Feld,et al.  PROFINET - scalable factory communication for all applications , 2004, IEEE International Workshop on Factory Communication Systems, 2004. Proceedings..

[2]  Ed F. Deprettere,et al.  An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures , 1997, ASAP.

[3]  Jürgen Teich,et al.  Hardware/Software Codesign: The Past, the Present, and Predicting the Future , 2012, Proceedings of the IEEE.

[4]  P. Prinetto,et al.  Hardware design methodology to synthesize communication interfaces from TLM to RTL , 2010, 2010 IEEE International Conference on Automation, Quality and Testing, Robotics (AQTR).

[5]  Andreas Gerstlauer,et al.  Automatic Layer-Based Generation of System-On-Chip Bus Communication Models , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Ahmed Amine Jerraya,et al.  Flexible and abstract communication and interconnect modeling for MPSoC , 2009, 2009 Asia and South Pacific Design Automation Conference.

[7]  Andreas Gerstlauer,et al.  Specify-Explore-Refine (SER): From specification to implementation , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[8]  Edward A. Lee,et al.  Actor-Oriented Design of Embedded Hardware and Software Systems , 2003, J. Circuits Syst. Comput..

[9]  Brian Bailey,et al.  ESL Design and Verification: A Prescription for Electronic System Level Methodology , 2007 .

[10]  Edward A. Lee,et al.  What's Ahead for Embedded Software? , 2000, Computer.

[11]  Michael Glaß,et al.  A co-simulation approach for system-level analysis of embedded control systems , 2012, 2012 International Conference on Embedded Computer Systems (SAMOS).

[12]  Ed F. Deprettere,et al.  A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[13]  Christian Haubelt,et al.  Automatic generation of system-level virtual prototypes from streaming application models , 2011, 2011 22nd IEEE International Symposium on Rapid System Prototyping.

[14]  Daniel Gajski,et al.  Interface synthesis for heterogeneous multi-core systems from transaction level models , 2007, LCTES '07.

[15]  Timo Hämäläinen,et al.  UML-based multiprocessor SoC design framework , 2006, TECS.

[16]  Thomas A. Henzinger,et al.  INTERFACE-BASED DESIGN , 2005 .

[17]  Franco Fummi,et al.  Automatic synthesis of OSCI TLM-2.0 models into RTL bus-based IPs , 2010, 2010 IEEE International High Level Design Validation and Test Workshop (HLDVT).

[18]  David A. Wheeler More Than a Gigabuck: Estimating GNU/Linux''s Size , 2002, WWW 2002.

[19]  Christian Haubelt,et al.  Exploiting Model-Knowledge in High-Level Synthesis , 2012, MBMV.

[20]  Nacer-Eddine Zergainoh,et al.  Hardware/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip , 2005, Int. J. Embed. Syst..

[21]  M. Abid,et al.  A SystemC/Simulink Co-Simulation Framework for Continuous/Discrete-Events Simulation , 2006, 2006 IEEE International Behavioral Modeling and Simulation Workshop.