Design of a reference voltage buffer for a 10-bit 1-MS/s SAR ADC

The paper presents the design of a single-ended amplifier in 1.8 V, 180 nm CMOS process for buffering the reference voltage in a 10-bit 1-MS/s successive-approximation register (SAR) ADC. The design addresses the comprehensive requirements on the buffer such as settling time, PSRR, noise, stability, capacitive load variation and power-down features which would be required in a SAR ADC for embedded applications. The buffer is optimized for current consumption and area. Transistor schematic level simulation achieves worst-case settling time of 19.3 ns and current consumption of 66 μA while occupying an area of (19.2 μm × 19.2 μm).

[1]  Young-Kyun Cho,et al.  A 9-bit 80 MS/s Successive Approximation Register Analog-to-Digital Converter With a Capacitor Reduction Technique , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  F. Borghetti,et al.  A Programmable 10b up-to-6MS/s SAR-ADC Featuring Constant-FoM with On-Chip Reference Voltage Buffers , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[3]  Michiel Steyaert,et al.  A Difference Reference Voltage Buffer for ΔΣ-Converters , 2002 .

[4]  Shouli Yan,et al.  A Study on Voltage Reference Buffers for Low Voltage Switched Capacitor Data Converters , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[5]  A.S. Sedra,et al.  Analog MOS integrated circuits for signal processing , 1987, Proceedings of the IEEE.

[6]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[7]  Willy Sansen,et al.  analog design essentials , 2011 .

[8]  G. Geelen,et al.  A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .

[9]  W. Sansen.  Challenges in analog IC design submicron CMOS technologies , 1996, 1996 IEEE-CAS Region 8 Workshop on Analog and Mixed IC Design. Proceedings.