Low-power comb decimation filter for RF Sigma-Delta ADCs
暂无分享,去创建一个
[1] M. Bolatkale,et al. A 4 GHz Continuous-Time $\Delta\Sigma$ ADC With 70 dB DR and $-$74 dBFS THD in 125 MHz BW , 2011, IEEE Journal of Solid-State Circuits.
[2] H. Aboushady,et al. Efficient polyphase decomposition of comb decimation filters in /spl Sigma//spl utri/ analog-to-digital converters , 2001 .
[3] Ahmed Ashry,et al. A 4th Order 3.6 GS/s RF /spl Sigma//spl Delta/ ADC With a FoM of 1 pJ/bit , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Kofi A. A. Makinwa,et al. A 4GHz CT ΔΣ ADC with 70dB DR and −74dBFS THD in 125MHz BW , 2011, 2011 IEEE International Solid-State Circuits Conference.
[5] Patrick Satarzadeh,et al. A 20mW 61dB SNDR (60MHz BW) 1b 3rd-order continuous-time delta-sigma modulator clocked at 6GHz in 45nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.
[6] E. Hogenauer,et al. An economical class of digital filters for decimation and interpolation , 1981 .
[7] H. Aboushady,et al. EFFICIENT POLYPHASE DECOMPOSITION OF COMB DECIMATION FILTERS , 2022 .
[8] Ahmed Ashry,et al. A 4th Order 3.6 GS/s RF $\Sigma\Delta$ ADC With a FoM of 1 pJ/bit , 2013 .
[9] André Bourdoux,et al. RF-to-Baseband Digitization in 40 nm CMOS With RF Bandpass $\Delta\Sigma$ Modulator and Polyphase Decimation Filter , 2012, IEEE Journal of Solid-State Circuits.