论文信息 - A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design

A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design

This paper proposes a new pipelined full-adder circuit structure for the implementation of pipelined arithmetic modules. With both static and dynamic structures, it has the advantages of high operational speed, smallest transistor count, and the low power/speed ratio. The adder cell is then used to design a pipelined 8/spl times/8-b multiplier-accumulator (MAC). In this MAC, a special pipelined structure is designed to reduce the latency. The MAC is fabricated in a 0.8-/spl mu/m single-poly-double-metal CMOS process. The post-layout simulation shows that the pipelined 1-b full adder can work up to 350 MHz with a 3 V power supply. The whole MAC chip that contains 4200 transistors is measured to operate a 125 MHz using 3.3 V power supply.

Shyh-Jye Jou | Chauchin Su | Chang-Yu Chen | En-Chung Yang

[1] Takayasu Sakurai,et al. A swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications , 1996, IEEE J. Solid State Circuits.

[2] Kazuo Yano,et al. A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[3] Takayasu Sakurai,et al. A high speed, low power, swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[4] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .

[5] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .

[6] Christer Svensson,et al. A high speed pipelined CMOS accumulator for implementing numerically controlled oscillators , 1990, IEEE International Symposium on Circuits and Systems.

[7] H. Samueli,et al. A 200 MHz CMOS pipelined multiplier-accumulator using a quasi-domino dynamic full-adder cell design , 1993 .

[8] David L. Pulfrey,et al. A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic , 1987 .

[9] H. Samueli,et al. A 700-MHz 24-b pipelined accumulator in 1.2- mu m CMOS for application as a numerically controlled oscillator , 1993 .