Design/process learning from electrical test

Modern design-for-test (DFT) practices not only simplify test generation but also make it much easier to diagnose problems uncovered in electrical test. In fact, many diagnostics steps can be automated enough to enable batch processing of large quantities of fail data captured during production test. Hidden in these fail data is very valuable information about the product design, manufacturing process, and interactions between the two. The embedded tutorial provides an overview of some of the analysis methods that are being used and/or prototyped in the industry, as well as the underlying data sharing between the design and manufacturing areas that is required for and enabled by the analyses.

[1]  Vincent Kot,et al.  The next step in E-diagnostics: Mining the tool sensors , 2003 .

[2]  E. Ryabova,et al.  Methodology for targeted defect reduction and inspection optimization , 2002, 13th Annual IEEE/SEMI Advanced Semiconductor Manufacturing Conference. Advancing the Science and Technology of Semiconductor Manufacturing. ASMC 2002 (Cat. No.02CH37259).

[3]  Christopher Hess,et al.  Fast extraction of defect size distribution using a single layer short flow NEST structure , 2001 .

[4]  Emil Gizdarski,et al.  Yield analysis of logic circuits , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[5]  Kenneth M. Butler,et al.  Correlation of logical failures to a suspect process step , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).