We present a 2.45 GHz fully-differential CMOS power amplifier (PA) with high efficiency and linearity. We have adopted a 0.18 /spl mu/m standard CMOS process with Cu-metal and all components of the 2-stage circuit are integrated into one chip. To improve the linearity, we adopt a new harmonic termination technique at the common source along with the normal harmonic termination at the drain. The harmonic termination at the source suppresses the second harmonic generated at the input C/sub gs/. The amplifier shows 17.5 dB of power gain and 20.5 dBm of P/sub 1dB/ with 37 % of PAE. Linearity measurements from a 2-tone test show that the power amplifier with the second harmonic termination at the source improves a maximum 6 dB of IMD3 and 7 dB of IMD5 over the amplifier with harmonic termination at the drain only. Furthermore, the linearity improvements appear over the entire range of the power level and the linearity remains low below 45 dBc of IMD3 and -57 dBc of IMD5 for an output power backed-off more than 5 dB from P/sub 1dB/.
[1]
L.E. Larson,et al.
A capacitance-compensation technique for improved linearity in CMOS class-AB power amplifiers
,
2004,
IEEE Journal of Solid-State Circuits.
[2]
Domine M. W. Leenaerts,et al.
A 2.4-GHz 0.18-/spl mu/m CMOS self-biased cascode power amplifier
,
2003
.
[3]
Paul R. Gray,et al.
A 1.9-GHz, 1-W CMOS class-E power amplifier for wireless communications
,
1999
.
[4]
Bruce A. Wooley,et al.
A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems
,
2002
.
[5]
Ali Hajimiri,et al.
Fully integrated CMOS power amplifier design using the distributed active-transformer architecture
,
2002,
IEEE J. Solid State Circuits.
[6]
Ahmadreza Rofougaran,et al.
A 5-GHz direct-conversion CMOS transceiver utilizing automatic frequency control for the IEEE 802.11a wireless LAN standard
,
2003,
IEEE J. Solid State Circuits.