Design and Synthesis of Sequential Circuit Using Reversible Logic
暂无分享,去创建一个
[1] John P. Hayes,et al. Reversible logic circuit synthesis , 2002, IWLS.
[2] A. Prasad Vinod,et al. Design of Reversible Sequential Elements With Feasibility of Transistor Implementation , 2007, 2007 IEEE International Symposium on Circuits and Systems.
[3] Keivan Navi,et al. Optimized Reversible Multiplier Circuit , 2009, J. Circuits Syst. Comput..
[4] Mozammel H. A. Khan,et al. Synthesis of Reversible Synchronous Counters , 2011, 2011 41st IEEE International Symposium on Multiple-Valued Logic.
[5] Abu Sadat Md. Sayem,et al. Optimization of reversible sequential circuits , 2010, ArXiv.
[6] Himanshu Thapliyal,et al. Novel Reversible Multiplier Architecture Using Reversible TSG Gate , 2006, IEEE International Conference on Computer Systems and Applications, 2006..
[7] N. Ranganathan,et al. Design of Reversible Latches Optimized for Quantum Cost, Delay and Garbage Outputs , 2010, 2010 23rd International Conference on VLSI Design.
[8] R. Feynman. Quantum mechanical computers , 1986 .
[9] Majid Haghparast,et al. Design of a Novel Fault Tolerant Reversible Montgomery Multiplier in Nanotechnology , 2011 .
[10] Charles H. Bennett,et al. Logical reversibility of computation , 1973 .
[11] V. Kamakoti,et al. Efficient Building Blocks for Reversible Sequential Circuit Design , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.
[12] R. Landauer,et al. Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..
[13] K. B. Raja,et al. Low Power Reversible Parallel Binary Adder/Subtractor , 2010, VLSIC 2010.
[14] Chun-Yao Wang,et al. Synthesis of Reversible Sequential Elements , 2007, 2007 Asia and South Pacific Design Automation Conference.