Low-complexity filter and interpolator design for ATSC DTV systems

This paper presents the low complexity partially folded architecture of a transposed FIR filter and cubic B-spline interpolator for ATSC terrestrial broadcasting systems. By using the multiplexer, the proposed FIR filter and interpolator can provide high clock frequency and low hardware complexity. A binary representation method was used for designing the high order FIR filter. Also, in order to compensate the truncation error of FIR filter outputs, a fixed-point range detection method was used. The proposed partially folded architecture was designed and implemented with 90-nm CMOS technology that had a supply voltage of 1.1V. The implementation results show that the proposed architectures have 12% and 16% less hardware complexity than the other kinds of architecture. Also, both the filter and the interpolator operate at a clock frequency of 200MHz and 385MHz, respectively.

[1]  Michael Unser,et al.  Splines: a perfect fit for signal and image processing , 1999, IEEE Signal Process. Mag..

[2]  Hsieh Hou,et al.  Cubic splines for image interpolation and digital filtering , 1978 .

[3]  J. Maxwell.  A Treatise on Electricity and Magnetism , 1873, Nature.

[4]  Nak-Woong Eum,et al.  Application specific processor for multi-standard video decoding , 2011, 2011 International SoC Design Conference.

[5]  Yong-Kyu Kim,et al.  Low-complexity folded FIR filter architecture for ATSC DTV tuner , 2009, 2009 International SoC Design Conference (ISOCC).

[6]  F. Gardner.  Interpolation in Digital Modems-Part I: Fundamentals , 2000 .

[7]  C. W. Farrow,et al.  A continuously variable digital delay element , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[8]  Marcelo S. Alencar.  Digital Television Systems: Advanced Television Systems Committee standard (ATSC) , 2009 .

[9]  Peter Craven,et al.  Smoothing noisy data with spline functions , 1978 .

[10]  Erup.  Interpolation in Digital Modems-Part 11 : Implementation and Performance , 2000 .

[11]  Hiroki Morikawa,et al.  FOR ATSC DIGITAL TELEVISION STANDARD , 1998 .

[12]  Floyd M. Gardner,et al.  Interpolation in digital modems. I. Fundamentals , 1993, IEEE Trans. Commun..

[13]  Kenneth W. Martin,et al.  An interpolation filter based on spline functions for non-synchronized timing recovery , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[14]  Lars Erup,et al.  Interpolation in digital modems. II. Implementation and performance , 1993, IEEE Trans. Commun..

[15]  Ho Joon Lee,et al.  Analysis of time dependent dielectric breakdown in nanoscale CMOS circuits , 2011, 2011 International SoC Design Conference.

[16]  T. Saramaki,et al.  Polynomial-Based Interpolation Filters—Part I: Filter Synthesis , 2007 .

[17]  Paraskevas Kalivas,et al.  Pipelined array-based FIR filter folding , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  A. Prasad Vinod,et al.  A New Common Subexpression Elimination Algorithm for Realizing Low-Complexity Higher Order Digital Filters , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.