The variability due to random discrete dopant and grain boundary in 3D NAND unit cell
暂无分享,去创建一个
M. Meyyappan | Chang-Ki Baek | Jeong-Soo Lee | Taiuk Rim | Jungsik Kim | M. Meyyappan | Jeong-Soo Lee | C. Baek | Jungsik Kim | T. Rim | Junyoung Lee | Hyeongwan Oh | Junyoung Lee | Hyeongwan Oh
[1] Jungdal Choi,et al. Highly scalable NAND flash memory with robust immunity to program disturbance using symmetric inversion-type source and drain structure , 2008, 2008 Symposium on VLSI Technology.
[2] M. Kimura,et al. Complete Extraction of Trap Densities in Poly-Si Thin-Film Transistors , 2010, IEEE Transactions on Electron Devices.
[3] Microscopic study of random dopant fluctuation in silicon nanowire transistors using 3D simulation , 2013, 2013 IEEE 5th International Nanoelectronics Conference (INEC).
[4] Bing-Yue Tsui,et al. Modeling the variability caused by random grain boundary and trap-location induced asymmetrical read behavior for a tight-pitch vertical gate 3D NAND Flash memory using double-gate thin-film transistor (TFT) device , 2012, 2012 International Electron Devices Meeting.
[6] D. M. Kim,et al. Characterization of Channel-Diameter-Dependent Low-Frequency Noise in Silicon Nanowire Field-Effect Transistors , 2012, IEEE Electron Device Letters.